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Abstract
A central part of the ubiquitous computing world of today is Wireless Sensor Net-
works (WSN), consisting of node-based components in a mesh that detects the
environment around it. The sensing and radio part of the WSN node are typi-
cally oﬀ-chip components which are needed in order to realize the required per-
formance. This thesis sets forth to investigate how to use MicroElectroMechani-
cal Systems (MEMS) resonators as signal processing units, directly integrated in
Complementary Metal-Oxide Semiconductor (CMOS) technology. By integrating
MEMS resonators directly with CMOS, one can omit some of the typical oﬀ-chip
devices and thus enable more compact and cost-eﬃcient WSN nodes.
CMOS-MEMS resonator structures have been made by etching CMOS dies
after being processed, thus deﬁning structures from the metal layers oﬀered in
the CMOS process. Post-processing of CMOS dies was possible through a service
known as Application Speciﬁc MEMS Process Service (ASIMPS) where Carnegie
Mellon University (CMU) has etched and released the MEMS structures. This
post-CMOS process was further developed by making MEMS out of two diﬀerent
90 nm CMOS processes. Five diﬀerent CMOS runs were performed, three at UiO
and two at CMU in 0.35 μm, 0.25 μm and 90 nm CMOS processes from both Taiwan
Semiconductor Manufacturing Company (TSMC) and ST Microelectronics (STM).
Diﬀerent resonator topologies have been modeled, simulated and measured. A
set of basic resonators were combined in order to make more advanced multi-
port MEMS resonators, enabling down-mixing of high-frequency signals to an
intermediate-frequency. Composite resonators have been connected at selected
nodal points in order to obtain higher order ﬁltering characteristics. Higher-order
MEMS ﬁlters were made in diﬀerent ways and compared. Soft frequency tunable
MEMS resonators and multi-mode features of composite MEMS resonators were
investigated.
Composite MEMS resonators and CMOS ampliﬁers have been combined to
convert the resonator current to a voltage, enabling voltage-to-voltage ﬁlters and
mixer-ﬁlters. High gain, low-noise Trans-Impedance Ampliﬁers (TIAs) was made
and diﬀerent Trans-Impedance Ampliﬁer (TIA) topologies were evaluated. The
various combinations of MEMS and CMOS resulted in unique ﬁltering capabilities
with an increased Q-factor and low-noise performance.
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Preface
This PhD evolved from my undergraduate studies at Vestfold University College
and through working part time at SensoNor. From there I discovered that the
typical method of utilizing MEMS sensors was to make the MEMS using a custom
process and bonding a separate ASIC die to connect the two worlds together. This
subject fascinated me, and it became obvious to me that there was a clear interest
of attempting to tightly integrate MEMS with advanced signal processing through
a more common platform.
My path then lead me to do my graduate studies at University of Oslo where
I was attracted to the world of CMOS and the nanoscale transistors. Doing my
Master Thesis at UiO signiﬁcantly increased my interest for further research on
this topic. Thus by engaging in a PhD position at UiO, my work on combining
MEMS and CMOS had started.
The job atmosphere at my Nanoelectronics group was diverse, interesting and
complementary. Indulging in physics, mathematics, informatics, mechanics and
electronics made my work environment both challenging and inspiring. Through a
scholarship from the Fulbright Foundation I was able to do research at an Amer-
ican university in Pittsburgh, Pennsylvania. My destination was Carnegie Mellon
University with a renowned expertise in this particular research ﬁeld. My stay
there proved to be very valuable for my PhD thesis. After my stay at Carnegie
Mellon University I had started the ﬁnal path of my PhD in a new building: “Ole
Johan Dahls hus”. With it came an entirely new environment and a refreshing end
of my PhD.
This PhD thesis supplies the reader with new knowledge about how to com-
bine CMOS and MEMS and to learn how one can use vibrating micromechanical
structures in combination with on-chip ampliﬁers to signal process intermediate
and high-frequency signals.
VII
VIII
Contents
Abstract III
Acknowledgements V
Preface VII
1 Introduction 1
1.1 Thesis outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
1.2 Contributions and publications . . . . . . . . . . . . . . . . . . . . 4
2 Expanding circuit design with MEMS 5
2.1 MEMS and their applications . . . . . . . . . . . . . . . . . . . . . 5
2.2 Integrating MEMS with CMOS . . . . . . . . . . . . . . . . . . . . 10
3 Resonator modeling 21
3.1 Mechanical beam model . . . . . . . . . . . . . . . . . . . . . . . . 21
3.2 Electromechanical resonator description . . . . . . . . . . . . . . . . 25
3.3 Damping mechanisms and the Q-factor . . . . . . . . . . . . . . . . 30
3.4 Non-linearity eﬀects . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
3.5 Gap reduction technique . . . . . . . . . . . . . . . . . . . . . . . . 37
4 Composite resonator structures 43
4.1 Composite resonator modeling . . . . . . . . . . . . . . . . . . . . . 43
4.1.1 Square-Frame Resonators . . . . . . . . . . . . . . . . . . . 44
4.1.2 The Parallel-Plate Tuning Fork . . . . . . . . . . . . . . . . 50
4.1.3 Electromechanical equivalent circuit . . . . . . . . . . . . . . 53
4.2 Coupling techniques . . . . . . . . . . . . . . . . . . . . . . . . . . 54
4.2.1 Electrical summation . . . . . . . . . . . . . . . . . . . . . . 54
4.2.2 Mechanical summation . . . . . . . . . . . . . . . . . . . . . 58
4.3 Mechanically coupled composite resonators . . . . . . . . . . . . . . 60
4.4 CMOS-MEMS layout considerations . . . . . . . . . . . . . . . . . . 66
5 CMOS-MEMS implementations 73
5.1 Simulation techniques . . . . . . . . . . . . . . . . . . . . . . . . . . 73
5.2 Tuneable MEMS VCO for A/D converter . . . . . . . . . . . . . . . 74
5.2.1 System idea . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
5.2.2 Sustaining ampliﬁer design . . . . . . . . . . . . . . . . . . . 76
IX
CONTENTS
5.2.3 Results from soft-tuneable resonator implementations . . . . 77
5.3 Low-noise ampliﬁer design considerations . . . . . . . . . . . . . . . 87
5.3.1 Noise contributions . . . . . . . . . . . . . . . . . . . . . . . 87
5.3.2 Investigating ampliﬁer toplogies . . . . . . . . . . . . . . . . 91
5.4 SFR and PPTF implementations . . . . . . . . . . . . . . . . . . . 99
5.4.1 TSMC 0.35 μm FFSFR ﬁlters . . . . . . . . . . . . . . . . . 99
5.4.2 TSMC 90 nm SFR ﬁlters . . . . . . . . . . . . . . . . . . . . 107
5.5 Summary of results . . . . . . . . . . . . . . . . . . . . . . . . . . . 113
6 High-level tradeoff parameters 115
6.1 Discussing the trade-oﬀ parameters . . . . . . . . . . . . . . . . . . 116
6.2 Comparison of research results . . . . . . . . . . . . . . . . . . . . . 120
6.3 Suggestions for improved ﬁlter design . . . . . . . . . . . . . . . . . 121
7 Conclusion 125
7.1 Thesis summary and conclusions . . . . . . . . . . . . . . . . . . . . 125
7.2 Further work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127
Appendix 129
A Beam boundary conditions . . . . . . . . . . . . . . . . . . . . . . . 129
B Non-linear capacitive higher order components . . . . . . . . . . . . 135
C Resonator ﬁlter & ampliﬁer layouts and results . . . . . . . . . . . . 138
Acronyms 145
Nomenclature 147
List of figures 149
List of tables 153
Bibliography 155
X
Chapter 1
Introduction
”To make future wireless sensor devices smaller, smarter and more au-
tonomous, fully integrated and multifunctional nodes will be required.
It is challenging to design on-chip RF front-end devices, and today’s
solutions typically use discrete, oﬀ-chip components to meet the RF
performance requirements (external inductors, crystals, SAW and ce-
ramic ﬁlters). It has been shown that micromachined components (RF
MEMS) can beneﬁcially replace a great number of those bulky oﬀ-chip
components with even better performance, smaller size and lower power
consumption.”
J. E. Ramstad et al.
In Proceedings of DTIP 2009
T he ongoing trend known as “More Than Moore” focuses more on total systemintegration rather than just reducing the Complementary Metal-Oxide Semi-
conductor (CMOS) transistor size [1]. Including typical oﬀ-chip components on the
same die provides a common platform for diﬀerent technologies. MicroElectroMe-
chanical Systems (MEMS) has traditionally been a technology that has a separate
production method compared to CMOS. MEMS devices are typically coarse-grain
in size compared to the nanoscale CMOS transistors. Diﬀerent MEMS oscilla-
tors and sensors are used extensively in many commercial and industrial products,
therefore there is a driving force of ﬁnding a common platform for combining these
two technologies. In short, combining MEMS directly with CMOS allows for much
more compact devices with less parasitics, lower power consumption and larger
Q-factors. For Wireless Sensor Networks (WSNs), the sensing devices and radio
transmitting devices are components which could be directly integrated on-chip
with the CMOS circuitry.
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A tight integration of MEMS with CMOS can result in a reduction of space
by including typical oﬀ-chip components on the same chip. This compact integra-
tion will also result in reduced power consumption, less parasitics and a reduced
component price. A somewhat diﬀerent sensor and transceiver technology with
slightly lower overall performance may turn out to be adequate enough for certain
application areas. As a consequence of “More Than Moore”, it is believed that a
new trend will develop within this CMOS industry where the most cost eﬀective
integration method with suﬃcient performance will become popular. My work will
demonstrate one of many methods of integrating CMOS with MEMS to demon-
strate tight and compact technology integration. Another aspect of this thesis is
to evaluate a diﬀerent method of processing signals than what is commonly done.
This is done by utilizing micromechanical beams in diﬀerent ways used as ﬁlters,
mixer-ﬁlters or oscillators.
This thesis investigates methods of how to combine electronics and microme-
chanical parts in order to process signals in the context of WSN applications. The
combination of MEMS directly in CMOS has certain advantages and disadvantages
as will be described later on in this thesis. The combination method has been per-
formed in various CMOS processes of 0.35 μm, 0.25 μm and 90 nm technology
nodes. The newer CMOS processes have certain advantages such as lower power
consumption but will also have certain drawbacks, and a comparison between the
processes will be shown. The combination of CMOS and MEMS creates a founda-
tion to make resonators and ﬁlters where the signal processing is performed in the
mechanical domain.
On-chip ampliﬁers combined with these micromechanical resonators can give
ﬁlters with a large Q-factor compared to typical oﬀ-chip components used today.
The embedded CMOS circuitry is used to enhance ﬁlter characteristics through
controlled impedance levels and self-adjusting bias levels. The combination of
CMOS and MEMS results in a voltage-to-voltage conversion with low noise levels.
Electrically or mechanically connected resonators combined with on-chip ampliﬁers
results in ﬁlters and mixer-ﬁlters which may be used in front-end transceivers. The
ﬁlter characteristics of these CMOS-MEMS integrated ﬁlters will be shown with
suggestions for improvements and further research.
A part of this thesis has been performed at Carnegie Mellon University in
Pittsburgh, Pennsylvania USA. An exchange stay from 2009–2010 has proved to
be very valuable for this thesis. The project that I participated at CMU was
known as “Self-Healing MEMS Resonators” which was sponsored by DARPA. De-
sign, simulation and results from system implementations of that project will be
shown later in this thesis. The integration of CMOS and MEMS in this thesis has
been possible through the Application Speciﬁc MEMS Process Service (ASIMPS)
and through the contact and connections with CMU [2, 3]. The CMOS-MEMS
integration method is known as post-CMOS or CMOS-MEMS and will be further
explained in this thesis. The ASIMPS allows fabless customers to do prototyping
on CMOS-MEMS integrated designs at an acceptable price. The outline of this
thesis is shown in the next section.
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1.1 Thesis outline
This thesis is built up using the following disposition:
Chapter 2 : Expanding circuit design with MEMS - Examples of appli-
cation areas where MEMS resonators can be used to expand CMOS circuit design
are described. The method of how to combine CMOS and MEMS is explained with
examples, and tentative design rules for CMOS-MEMS are derived.
Chapter 3 : Resonator modeling - Mechanical beams with diﬀerent bound-
ary conditions are modeled. The method of how to use the mechanical beams as
electrical signal processing elements is explained and low-level system performance
parameters, damping mechanisms and non-linear eﬀects are explained.
Chapter 4 : Composite resonator structures - Beams with diﬀerent
boundary conditions are combined to create more complex, composite resonators,
allowing resonators with multiple ports and multiple modes. Theory and analytical
equations are shown to create a base foundation for these composite resonators.
Theory and examples of how to couple composite resonators to create higher order
ﬁlters are shown.
Chapter 5 : CMOS-MEMS implementations - Actual implementations
of CMOS and MEMS integrated together are demonstrated with schematics, lay-
out and SEM photos. These implementations are in various CMOS technologies.
Analytical results, simulation results and measurements from these CMOS-MEMS
implementations are presented.
Chapter 6 : High-level tradeoﬀ parameters - By investigating the most
promising CMOS-MEMS ﬁlter in this work, high-level system parameters are de-
rived and compared with other research results. The purpose of this chapter is
to show important higher level ﬁlter performance parameters, using the low-level
parameters deﬁned in the previous chapters. The chapter ends with suggestions of
how to improve ﬁlter design by using reﬁned high-level and low-level parameters.
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1.2 Contributions and publications
The list below shows the papers produced in this thesis and Table 1.1 shows the
diﬀerent CMOS runs that were performed during this PhD thesis.
[4] O. Soeraasen and J. E. Ramstad. From MEMS Devices to Smart Integrated
Systems. In Journal of Microsystem Technologies, vol. 14, no. 7, pages
895–901, Springer 2008.
[5] J. E. Ramstad, K. G. Kjelgaard, B. E. Nordboe and O. Soeraasen. RF
MEMS front-end resonator, ﬁlters, varactors and a switch using a CMOS-
MEMS process. In Proceedings of DTIP 2009, Symposium on Design, Test,
Integration and Packaging of MEMS/MOEMS, pages 170–175, IEEE 2009.
[6] J. E. Ramstad and O. Soeraasen. Higher order FFSFR coupled micromechan-
ical mixer-ﬁlters integrated in CMOS. In the 28th Proceedings of Norchip,
pages 1–4, IEEE 2010.
[7] J. A. Michaelsen, J. E. Ramstad, D. T. Wisland and O. Soeraasen. Low-
power Sensor Interfacing and MEMS for Wireless Sensor Networks. A book
chapter in Wireless Sensor Networks, pages 373–395, InTech 2011.
[8] J. E. Ramstad, J. A. Michaelsen, O. Soeraasen and D. T. Wisland. Imple-
menting MEMS resonators in 90 nm CMOS. In Proceedings of DTIP 2011,
Symposium on Design, Test, Integration and Packaging of MEMS/MOEMS,
pages 463–470, IEEE 2011.
[9] J. E. Ramstad and O. Soeraasen. Modeling and design of higher order, multi-
mode, multi-port MEMS resonators in 90 nm CMOS. In Proceedings of the
Eurosensors XXV Conference, pages 1–4, Elsevier 2011.
Process Application Loc.
Nov. 2008 STM 0.25 μm 45◦ coupled base resonators as ﬁlters UiO
July 2009 STM 90 nm Tuneable MEMS VCO for A/D converter UiO
Oct. 2009 TSMC 0.35 μm FFSFR mech. conn. mixer-ﬁlters w/diﬀ. amp CMU
March 2010 TSMC 0.35 μm El. summed FFSFR mixer-ﬁlter w/ CS TIA CMU
Oct. 2010 TSMC 90 nm PPTF, CCSFR and FFSFR mixer-ﬁlters w/TIA UiO
Table 1.1: CMOS runs during the PhD thesis
In publications [5] and [7], co-authors have contributed with details on varactors,
switches and FDSMs respectively. The author of this thesis has a large contribution
to most of the papers and publications produced in this thesis. The acronyms in
Table 1.1 are explained later on in this thesis. Three out of the ﬁve tapeouts have
been performed at UiO while two tapeouts have been performed during the stay
at CMU in 2009–2010. As can be seen in Table 1.1, 0.35 μm, 0.25 μm and 90
nm CMOS processes have been used. An evaluation of these processes is done in
chapter 2, and the system implementations are shown in chapter 5.
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Expanding circuit design
with MEMS
A dvanced signal processing can be complemented with other technology plat-forms in order to enhance system capabilities and performance. A CMOS
LC tank with mixer and an LNA for front-end transceiver systems can be made
with CMOS inductors and varactors which unfortunately provide low Q-factors for
the ﬁlter part of the system. Circuit design can be expanded by using a diﬀerent
technology platform for the ﬁlter part, as well as including the ﬁlter as a part of
the mixer, making it a mixer-ﬁlter. On-chip ﬁlters or mixer-ﬁlters with a large Q-
factor will put less stringent requirements on the ampliﬁer design and may alleviate
the need for a separate mixer, allowing mixing high frequency signals down to an
intermediate frequency and perform ﬁltering at the same time.
This chapter will show application areas for integration of CMOS with MEMS
including some examples of compact integration to illustrate the possibilities of ex-
panding circuit design with MEMS. The chosen CMOS-MEMS integration method
is described, pros and cons of diﬀerent technology nodes will be highlighted and
tentative CMOS-MEMS design rules are developed.
2.1 MEMS and their applications
Using MEMS to complement CMOS circuit design can be done in diﬀerent ways.
Using on-chip micromechanical ﬁlters, oscillators or sensor components is a popular
research ﬁeld. The research in my work puts these MEMS resonators combined with
CMOS in a context of Wireless Sensor Networks. These micromechanical signal
processing elements or sensor elements can be tightly integrated with CMOS.
Table 2.1 shows a list of various research facilities, institutes and universities
which perform research on MEMS sensors or front-end transceiver components,
all integrated with CMOS with diﬀerent methods. As can be seen, research is
being done in France, Finland, Spain, Canada, USA and Taiwan. Using inductors,
varactors or micromechanical resonators for front-end signal processing is shown to
be a popular research topic.
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Parameter Research area
U. of Barcelona [10, 11, 12] Resonators, oscillators and mixer-ﬁlters
U. of California, Berkeley[13, 14] Resonator ampliﬁers, mixer-ﬁlter, oscillators, switches
Carnegie Mellon U.[15] Biological sensors, gyroscopes, ﬁlters, inductors, varactors
U. of Florida [16] Accelerometers, gyroscopes
Georgia Institute of Tech.[17] Bulk Acoustic Wave (BAW) resonators
National Chung-Hsing University[18] Sensors and resonator ﬁlters
National Tsing Hua University [19] Sensors, resonators and oscillators
U. of Waterloo [20] Inductors, resonators
VTT [21] Filters, resonators, transmission lines
Table 2.1: Research areas
Fig. 2.1 shows a simple transceiver architecture [22]. The various processing
elements shown in Fig. 2.1 can potentially be done with diﬀerent on-chip mi-
cromechanical components. Typically oﬀ-chip components that perform ﬁltering
and mixing tasks may oﬀer better speciﬁcations such as lower Insertion Loss (IL),
higher ﬁlter Q-factor or lower power consumption. The idea of using MEMS res-
onators as ﬁltering components is to alleviate typical oﬀ-chip components for some
of these tasks by utilizing on-chip electronics combined with MEMS. The end result
of doing this to obtain almost the same results with more ﬂexibility by using the
integrated electronics to tune and control the ﬁlter frequency.
Front-end
bandpass ﬁlter
VCO
LNA
Antenna
VCO
LNA
Mixer Mixer
Replace with 
micromechanical
Mixer-Filters
To A/D
converter
On-chip ampliﬁers
Figure 2.1: Simple transceiver architecture
Fig. 2.2 shows typical implementations of ﬁlters, oscillators and mixer-ﬁlters.
An LC tank can be done either on-chip or oﬀ-chip, but it only has two terminals,
and for CMOS LC tanks the Q-factor is low. An LC tank can oﬀer a narrow
or a large bandwidth, depending on the desired usage. A crystal is a component
which is typically made of a Quartz material which oﬀers a very large Q-factor, low
phase-noise and therefore a very clearly deﬁned resonance frequency. The crystal
may also be used to tune the resonance frequency through a third terminal using
a polarization voltage on the resonator. Quartz are typically one-port devices,
therefore tuning the frequency with a polarization voltage may become diﬃcult.
For the same reason Quartz crystals typically oﬀer signiﬁcant feedthrough from the
input to the output of the device which must be compensated. Finally, a mixer
can be implemented by using transistors, thus mixing two signals ω1 and ω2 down
6
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Crystal
LC tank
Mixer
Filter with
narrow or large
bandwidth
Filter with
narrow BW,
control frequency
Mixing of
two signals
to ω0=ω2-ω1
Figure 2.2: Examples of typical ﬁlter, oscillator and mixer realizations
to a frequency deﬁned as ω0 = ω2−ω1. Using transistors to mix down frequency is
a typical method of mixing two signals, although RF frequency capable transistors
must be used. Even though RF transistors are specially implemented from the
foundry they will also have feedthrough from the input to the output.
By using more complex MEMS resonator architectures, it is possible to include
more terminals, reduce feedthrough from the various terminals and to include on-
chip electronics to automatically adjust desired parameters. CMOS-MEMS imple-
mented resonators can oﬀer more complex signal processing capabilities by combin-
ing the MEMS resonators with CMOS circuitry as well as reducing cost and size. In
addition to this, less oﬀ-chip engineering will be required, and external impedance
matching is not required because everything is done on-chip. This is true for fre-
quencies that are suﬃciently low, i.e. lower than the typical 2.4 GHz consumer
frequency. Any impedance matching of MEMS resonators must be adjusted to
match the following ampliﬁer or any electronics thereafter.
A/D
converter
Resonator
Sustaining ampliﬁer Output buﬀer
Charge pump
circuit
Automatic level
control circuitry
To digital
circuitry
Figure 2.3: Voltage-Controllable Oscillator with MEMS resonator and self-adapting elec-
tronics
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One example of using MEMS and CMOS together to complement each other
is shown in Fig. 2.3. It shows the realization of using the MEMS resonator in a
feedback circuit including a sustaining ampliﬁer to make an oscillator circuit. Since
the MEMS resonator is a passive element, it requires an ampliﬁer to initiate and
sustain oscillation. An Automatic Level Control (ALC) circuit is included to adjust
biasing levels at the input and output of the sustaining ampliﬁer. If large voltage
levels are required for the MEMS resonator, a charge pump is also implemented.
The output of the oscillating circuit goes to an output buﬀer and a following A/D
conversion step. This type of circuit can also be used as a Voltage Controlled Oscil-
lator (VCO) circuit, adjusting the resonance frequency by increasing a polarization
voltage.
Oscillator circuits or VCO circuits both place stringent requirements on the pas-
sive element which dictates the resonance frequency as well as any parasitics from
the ampliﬁer. CMOS-MEMS implemented resonators have a low Q-factor com-
pared to state-of-the-art Quartz or MEMS oscillator implementations [15]. How-
ever, by utilizing a clever and complex resonator architecture, feedthrough can
be substantially reduced. The resulting phase noise of such CMOS-MEMS imple-
mented oscillator circuits may not be as good as other implementations, however
the resulting performance may be “adequate” through the usage of CMOS circuitry.
Transimpedance
ampliﬁer (TIA)Charge pump
circuit
Common-Mode
Feedback circuit
Feedback
element
Resonator
Vin Vout
To A/D
converter
Transimpedance
ampliﬁer (TIA)
Charge pump
circuit
Common-Mode
Feedback circuit
Feedback
element
Resonator
VRF Vout
To A/D
converter
Mixer
VLO
Local Oscillator
Resonator
Figure 2.4: Examples of CMOS-MEMS ﬁlters and mixer-ﬁlters
The left part of Fig. 2.4 shows CMOS-MEMS implemented resonator used
as a ﬁlter. A charge pump circuit can be implemented on-chip to increase the
polarization voltage, thus the total ﬁlter will comply with voltage levels required
from the CMOS foundry design rules. Following the output of the resonator ﬁlter
is a Trans-Impedance Ampliﬁer (TIA) with a feedback element and a Common-
Mode Feedback (CMFB) circuit. The CMFB ensures correct voltage levels of the
input and output of the ampliﬁer. The feedback element can consist of a resistor,
capacitor or transistor and converts the motional current out from the resonator
to a voltage at the output of the ampliﬁer.
The right part of Fig. 2.4 demonstrates a RF signal mixed with an LO signal
down to an Intermediate Frequency (IF). This IF signal is at the same frequency as
the MEMS resonator and is further ﬁltered through the resonator. Using multiple
terminals on a resonator, it is possible to both downmix a signal and ﬁlter at the
same time, using the one and same device to both tasks [23]. The LO frequency
is generated from a Local Oscillator (LO) which can also be implemented as a
8
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CMOS-MEMS resonator. The downmixed ﬁltered current is then converted into
an output voltage Vout by the same output circuitry.
Transimpedance
ampliﬁer (TIA)Charge pump
circuit
Common-Mode
Feedback circuit
Feedback
element
Resonator
Vout
To A/D
converter
Transimpedance
ampliﬁer (TIA)
Charge pump
circuit
Common-Mode
Feedback circuit
Feedback
element
Resonator
VRF
Mixer
VLO
Local Oscillator
Resonator
Figure 2.5: Augmenting CMOS with MEMS resonator ﬁlters and mixer-ﬁlters
By combining both parts that were shown in Fig. 2.4, it is possible to achieve a
total on-chip CMOS-MEMS mixer-ﬁlter and CMOS-MEMS ﬁlter with appropriate
electronics. An example of this is seen in Fig. 2.5. At the receiver part of a
transceiver system, mixing down an RF to IF is performed and then followed by
low-noise ampliﬁers and an additional ﬁltering step. All of this can be implemented
using CMOS-MEMS resonator ﬁlters, mixer-ﬁlters and oscillators. The output
from this system is then led to an Analog-to-Digital (A/D) converter. The system
implementation of Fig. 2.5 is less dependent on impedance levels and voltage levels
as they can be controlled internally. Even if the CMOS-MEMS resonators were to
have large impedance values, this could be compensated for by using the on-chip
circuitry to achieve a 1:1 conversion gain and still consuming little power.
Pros of CMOS-MEMS Cons of CMOS-MEMS
Integrate ﬁlters or sensors on-chip Possible small electrode area
Reduced parasitics Material composition limited
More routing capabilities Comply to CMOS foundry rules
Compatible with CMOS technologies Possible lower Q-factor
Can reduce bill of materials (BOM) Packaging challenges
Table 2.2: Pros and cons of CMOS-MEMS integration
A summary of pros and cons of implementing MEMS components directly in
CMOS is shown in Table 2.2. These advantages and disadvantages of making
MEMS directly in CMOS will be further pointed out throughout this chapter. It
should be mentioned that the ﬁnal advantage of using CMOS-MEMS devices is
that even though it has some drawbacks, it may turn out that this implementation
method may oﬀer suﬃcient performance at a cheap price.
This work will investigate one of several methods of combining CMOS and
MEMS which is shown in section 2.2.
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2.2 Integrating MEMS with CMOS
All methods of integrating MEMS with CMOS will face diﬀerent types of chal-
lenges. A common denominator for these integration methods is that in order for
compact integration to take place, the MEMS process must adapt to the CMOS
process line as foundries typically do not want to change their existing process
line infrastructure too much. All integration methods must take into consideration
the fabrication temperature, photolithography mask complexity, internal stress,
acceptable materials, the possibility of creating good interconnections and using
acceptable packaging methods [24, 25, 26].
The diﬀerent integration methods are illustrated in Fig. 2.6. A MEMS ﬁrst
method is more diﬃcult to implement as the CMOS foundries are reluctant to ac-
cepting “dirty” silicon wafers which have been processed in beforehand. An example
of MEMS ﬁrst are processes that use Deep Reactive Ion Etching (DRIE) etches
deep into the silicon to make microstructures from Silicon On Insulator (SOI).
These SOI processes can oﬀer lateral moving micromechanical resonators with a
large electrode area and high Q-factor [27].
“MEMS ﬁrst”
process sequence
CMOS transistor 
fabrication sequence
“intra-CMOS” 
process sequence
Metallization stack 
fabrication sequence
“MEMS last”
process sequence
Figure 2.6: Process integration methods
An intra-MEMS process consists of integrating the MEMS part after the tran-
sistor fabrication part has been performed (deposition of polysilicon) but before the
metallization sequence takes place. For polysilicon microstructures, this method
makes it possible to anneal the polysilicon at high temperatures to get a good
stress proﬁle. This type of integration method is relatively complex as it disrupts
the normal CMOS process ﬂow, maybe requiring fabrication at diﬀerent foundries.
The last integration method in Fig. 2.6 is the post-CMOS method which im-
plements microstructures after the metallization fabrication sequence has been per-
formed. This is known as “MEMS last” or post-CMOS. Because the polysilicon and
interconnects have already been made, the thermal budget is critical. The deposi-
tion temperature for the structural material must be lower than this thermal budget
in order to not alter the characteristics of the transistors and the interconnects.
There are two diﬀerent types of post-CMOS implementation methods. The
ﬁrst one is based on depositing materials on top of the top metal layer to make
microstructures. The second method is based on using the embedded metal layers
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to make microstructures.
An example of the ﬁrst post-CMOS method is by depositing AlN on top of
Pt to make Bulk Acoustic Wave (BAW) resonators. The deposition temperatures
during fabrication comply with the acceptable temperatures allowed by the foundry.
This method does not damage CMOS interconnects or the CMOS transistors after
fabrication.
There is a lot of research going on in the area of integrating MEMS and CMOS.
My work does not go into the depth of describing the diﬀerent integration methods
and refers to the literature [24, 25, 26] for in depth details.
My work is based on a post-CMOS process where the already existing metal-
dielectric stack from the CMOS is used to make micromechanical structures. This
post-CMOS process has been made possible through a service known as Application
Speciﬁc MEMS Process Service (ASIMPS), oﬀered both in Europe and in USA
[2, 3]. The process steps of this post-CMOS process are shown in Fig. 2.7.
Fig 2.7(a) shows the die immediately after being produced at the respective
CMOS foundry. The yellow metal layer is typically set to be the top metal layer
from the CMOS process and is used to protect the CMOS circuitry from becoming
etched during processing. The green metal layer is the top structural layer and is
used to deﬁne the MEMS structures.
S2
E2
S
SS
Top metal layer;
shielding layer
Top structural metal layer
Bottom level metal layers
Silicon substrate 
Dielectric layers
CMOS circuitry
Remaining dielectric layers
after the first etch step
Vias
Resulting silicons profile
after the third etch step
CMOS shielded by
the top metal layer
MEMS resonator structure
  (stack of metal-dielectric layers)
Released MEMS resonator
Silicon substrate
(a) (b)
(c) (d)
Figure 2.7: General CMOS-MEMS process etch steps
In Fig. 2.7(b) the openings without the green metal layer allows for etching
trenches down towards the silicon substrate by using an anisotropic etch step se-
quence. An optional DRIE etch step is shown in Fig. 2.7(c) etching about 35 μm
into the silicon substrate. The last step is shown in Fig. 2.7(d) where an isotropic
etch releases the MEMS structures, creating circular trenches which cut in under
the openings. This process step is tentative and can be modiﬁed in many ways.
However, for this thesis, Fig. 2.7 shows the general dry etch steps that have been
used in this thesis through ASIMPS.
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The process ﬂow in Fig. 2.7(b) is based on Table 2.3. Etching the dielectric
where there are narrow gaps is the biggest challenge of this process due to chemical
reactions during the RIE etch. More details of this etch process is found in [28].
Parameter Value
Gas ﬂow [sccm]
20 CHF3
20 CF4
95 O2
Pressure [mT] 100
Power [W] 65
DC bias [V] 270
Time [min] ∼ 120
Table 2.3: Typical dielectric etch parameters
The reason for the dielectric step in Fig. 2.7(b) being the most diﬃcult etch
step is because of the ﬂuorocarbon (CxFy) reactions during the dielectric etch [28].
CHF3, CF4 and O2 in Table 2.3 contributes to this unwanted ﬂuorocarbon reaction.
In general, there are four unknown factors to the dielectric etch:
• Type of etch equipment used for the dielectric etch
• The type of dielectric material in the CMOS process
• The thickness of the dielectric layer(s)
• Type of metal layer, i.e. aluminum or copper
It is also possible to take the gap between two structures into account as an
unknown factor. However, due to these uncertain factors – it is not possible to
clearly deﬁne the gap between two structures. As will be described in chapter
3.5, a method of changing the gap after the etching has been performed is used
in order to achieve a controlled gap. This means that it is possible to tune the
process to get an adequately small gap size and then later on control the actual
gap. The etch equipment may be diﬀerent for the diﬀerent processing steps, i.e.
Plasma-Therm 790 parallel-plate RIE system for the dielectric etch and Surface
Technology Systems (STS) for the deep silicon RIE etch [28]. Steps (c) and (d)
in Fig.2.7 are less challenging than the dielectric etch, although they may also
contribute to determine post-CMOS design rules.
This thesis is will not go into the very depth of topic of post-CMOS processing as
it is possible to write a PhD thesis on that topic alone [28]. It should be mentioned
that the materials oﬀered in a CMOS process have changed throughout the years,
going from aluminum to a newer dual Damascene copper process. This means that
the etch process must be modiﬁed slightly in order to accommodate for this copper
composite material. The challenge of etching the dielectric layer remains the most
diﬃcult etch step, which is why this thesis relies on using a gap reduction technique
after processing.
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Top structural metal layerBottom level metal layers Non-MEMS layer(s)
TSMC 0.35 μm
}M1-M3  5 μm
TSMC 90 nm
}M1-M5  3 μm~ ~}M1-M4  5 μm~
STM 0.25 μm STM 90 nm
}M1-M5  3 μm~
Figure 2.8: Cross section of the selected CMOS processes
This work has implemented MEMS resonators in four diﬀerent CMOS pro-
cesses, all through ASIMPS. Design rules for the oﬃcial CMOS-MEMS process are
oﬀered by ASIMPS and are not shown here due to copyright rules. This thesis has
attempted to implement CMOS-MEMS structures in more modern and ﬁne-pitch
CMOS processes (sub 100 nm CMOS processes): An unoﬃcial development of the
ASIMPS in two 90 nm CMOS processes has been attempted. This section will
describe and show the possibilities that open up when migrating from coarse-grain
(large transistor sizes) CMOS to ﬁne-pitch CMOS. Fig. 2.8 shows a cross section
of various CMOS processes that are used in this thesis. These CMOS processes
oﬀer diﬀerent structural thicknesses and a diﬀerent amount of metal layers.
Table 2.4 shows extracted parameters for 4 diﬀerent CMOS processes encoun-
tered in this thesis. The STM 0.25 μm process became obsolete in 2009, and the
STM 90nm became phased out to a newer STM 65nm process in 2010. One STM
0.25 μm run was done in November 2008. Two TSMC 0.35 μm runs were done while
doing an exchange stay at CMU (2009-2010) and one TSMC 90nm run was done
in October 2010. All implementations were performed using the ASIMPS service
oﬀered by CMU. Creating MEMS devices from two diﬀerent foundries (ST Micro-
electronics and TSMC) as well as implementing MEMS designs in both coarse-grain
(0.25 to 0.35 μm) and ﬁne-pitch CMOS (90 nm or smaller) has provided insightful
information about CMOS-MEMS implementations. It should be mentioned that
0.35 μm CMOS are stable and old processes which will still be around for a while,
however they too will be phased out sometime in the future which was an important
reason for investigating CMOS-MEMS implementations in 90nm CMOS.
STM 0.25 μm STM 90 nm TSMC 90 nm TSMC 0.35 μm
# of metal layers 5 7 9 4
Stack thickness [μm] ∼5μm ∼3μm ∼3μm ∼5μm
Top stack layer M4 M5 M5 M3
Bottom stack layers M1-M3 M1-M4 M1-M4 M1-M2
Shield layer(s) M5 M6-M7 M6-M9 M4
Material features
1P5M aluminum 1P7M copper w/ 1P9M copper w/ 1P4M
w/M1 as tungsten Dual Damascene Dual Damascene aluminum
interconnect interconnect√
E/ρ ratio
[√
Pa
kg/m3
]
6470 4115 4115 5435
Table 2.4: Extracted parameters for the selected CMOS processes
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In this work, the microstructure which is a metal-dielectric composite is known
as “the stack”. The 0.25 and 0.35 μm processes deﬁne roughly 5 μm thick MEMS
structures while the two 90 nm processes deﬁnes a stack of about 3 μm thick.
The two 90 nm processes were implemented as a variant of the standard ASIMPS
service with extended etching time during dielectric etch in order to be able to etch
narrow gaps and be able to etch away all the dielectric and get to the silicon level.
With this in mind, both 90 nm processes were designed with a smaller thickness.
Also, the lower-pitch processes have a diﬀerent thickness composition compared to
the coarse-grain processes as shown in Fig. 2.8.
Fig. 2.8 shows that the coarse-grain processes deﬁne a 5 μm thick stack using
3 or 4 metal layers, while for the 90 nm processes, 5 metal layers must be used to
achieve only 3 μm thick structures. The TSMC 90 nm run, which was performed
after the STM 90 nm run, was designed to have the same amount of metal layers (5)
to deﬁne MEMS structures. This was done even though the process had two extra
metal layers (M6 and M7) which in turn could have resulted in roughly 4.2 μm thick
structures. Certain beams tend to bend upwards after being released, this eﬀect
is known as curling. The underlying mechanisms and equations behind the curling
phenomenon are explained in chapter 3.5. By making the stacks homogenous (that
is, metal and dielectric are roughly equally thick), will reduce the amount of curling.
Table 2.4 shows that the coarse-grain processes will have a higher E/ρ (Young’s
modulus E divided by material density ρ will deﬁne the resonance frequency, see
chapter 3.1) ratio compared to the ﬁne-pitch copper processes while the coarse-grain
processes will allow for thicker structures instead and a larger electrode area. The
ﬁne-pitch CMOS processes, however, allows for more intricate routing capabilities
as they have more bottom level metal layers.
Row 1
Row 2
Row 3
g
f
e
d
c
b
a
Figure 2.9: An optical test island
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a b c d e f g
Row 1 W=0.6 W=0.8 W=1.0 W=1.2 W=1.2 W=20 W=20
Row 2 M4M1 M5M4 M7M6 M5 (poly) M5 (poly VW) M5 (w/o active) Alucap
Row 3 SA SA SA SA VH VH VH
Table 2.5: Optical test island table
An implemented optical test island with various structures are demonstrated in
Fig. 2.9. These test structures were implemented in a STM 90 nm process in the
ﬁrst attempt to make MEMS in ﬁne-pitch CMOS. Table 2.5 shows the implemented
optical test island where all dimensions are given in μm. Row 1 consists of cantilever
beams with varying width (W). Row 1 f and g consists of 20 μm wide beams. Row
2 consists of varying the amount of metal layers internally. Some of these structures
include polysilicon beneath (2d and 2e) where 2e has Varied Width (VW) of the
polysilicon layer. 2f consists of all metal layers up to metal 5 (M5) but without
something called the Active layer (see p. 17–18) to see possible excessive out-of-
plane curling. 2g consists of the aluminum cap layer from foundry, typically used
for bond pads. The third row consists of rather wide beams of 40 μm to see if they
were released (SA=Semi-Anchored). Row 3e to 3g consists of holes with varying
dimensions (VH=Vary Holes).
A B C D
Figure 2.10: Delaminated and curling structures
Examples of delaminated and curling structures are seen in Fig. 2.10. In B, the
far left three beams are homogenous consisting of metal 1 up to metal 5, while the
other beams have a varying amount of metal layers embedded. A rather wide M5
part of a 20 μm wide beam started to delaminate (detach itself from the underlying
structure) in C. D shows a rough aluminum surface, showing that it reacts more
with the etch recipe than the copper does.
The cross section of a STM 90 nm released beam with metal layers can be seen
in Fig. 2.11. From Fig. 2.11 it can be seen that metal layers M1-M5 have roughly
equal thickness of the dielectric and metal layer while M6 and M7 have roughly
twice the thickness. Table 2.6 shows the various thicknesses for both coarse-grain
and ﬁne-pitch CMOS processes. Exact thicknesses are not stated due to copyrights.
However, the thicknesses in Table 2.6 give a general idea of possible stack thickness
that can be made from metal-dielectric stacks.
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Metal 6
M1-M5 {
Metal 7
Figure 2.11: SEM showing cross section of STM 90 nm metal layers
Dim. in nm Coarse-grain CMOS Fine-pitch CMOS
Metal 7 800
Via6 (M7-M6) 800
Metal 6 800
Via5 (M6-M5) 800
Metal 5 1200 300
Via4 (M5-M4) 1200 300
Metal 4 650 300
Via3 (M4-M3) 650 300
Metal 3 650 300
Via2 (M3-M2) 650 300
Metal 2 650 300
Via1 (M2-M1) 650 300
Metal 1 650 300
Via (M1-Silicon) 650 300
Total thickness ∼ 7600 ∼ 6200
Table 2.6: General thicknesses for coarse-grain and ﬁne-pitch CMOS processes
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Released cantilever beams for process characterization are shown in Fig. 2.12.
The curling and delamination eﬀects shown in Fig. 2.10 and 2.12 can occur due
to several reasons. The delamination eﬀect consists of beams becoming detached
from the underlying material, starting to curl out-of-plane even before the silicon
release etch. This delamination eﬀect occurs due to the processing temperatures
and the geometry of the device as seen in Fig. 2.12.
Figure 2.12: Wyco measurement of cantilever beams
A stack which is as homogenous as possible will reduce the internal stress in the
mechanical structure. If the internal stress is too large, the free parts of a released
beam may bend upwards or downwards. One method of reducing the amount of
internal stress is to include a layer oﬀered from the CMOS process which is known
as the Active layer. The Active layer is used to deﬁne transistors as areas with
this layer will contain a small dielectric deposited at lower temperatures. This will
result in a reduced internal stress and therefore a reduced amount of curling [28].
The implementation of Active layers can be seen in Fig. 2.13. The light green
area deﬁnes the Active layer. The red layer is polysilicon. CMOS foundry rules do
not allow the Active layer to cross the polysilicon unless polysilicon and the Active
layer both overlap each other (something which is not possible for the structure
which is to be released). Therefore structures with polysilicon beneath are partially
covered by the Active layer. The CMOS rules state that there must be a small
separation from the Active layer to the polysilicon layer. Also, if the polysilicon is
too close to the edge of the structure, it may become etched.
Fig. 2.14 shows Wyco measurement of long thin simply clamped beams. Fig.
2.14(a) shows beams consisting of M1-M7 (thick blue line) and M1-M5 including
polysilicon beneath. It is clear that the M1-M7 beam has more curling, starting
to bend 4.5 μm at 60 μm from the anchor. It was not possible to measure the
whole 100 μm long beam due to resolution limitations. This clearly shows that a
more homogenous beam will curl less. Fig. 2.14(b) shows a M1-M5 beam with and
without the Active layer. The thin green line is without the Active layer, showing
that the curling is roughly 700 nm for a 100 μm long beam compared to roughly
300 nm curling for the beam with the Active layer.
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A´A
A´A
Figure 2.13: Layout rules for Active and Poly layers
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Figure 2.14: Results from Wyco measurements
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Figure 2.15: Corroded copper surface from a 2007 0.25 μm BiCMOS tapeout
As seen in Fig. 2.15, corrosion of the surface material may occur when exposed
to the environment for a too long time. If the die package is not suﬃciently sealed,
moisture from the environment will cause corrosion of the surface material. CMOS
processes based on aluminum tend to corrode less. By cleaning with Ar or rinsing
with IPA (Isopropynol Alcohol), it is possible to reduce this corrosion eﬀect for
copper composite materials [28]. Curling, delamination, corrosion, materials for the
microstructures and possible Q-factor are challenges for this post-CMOS method.
Dim. [μm] Rule name Comment
Minimum width 1 W1 Delamination
Maximum width 10 W2 CMOS rule
Max length ﬁxed-free < 60 L1 Delamination
Max length ﬁxed-ﬁxed < 100 L2 Curling
Max stack thickness 5 H1 Preliminary
Gap spacing 1.2 S1 Guarantees release
Poly from metal edge 0.6 S2 Prone to etch
Active cover edge 0.3 A1 Reduce curling
Active sep poly 0.1 A2 CMOS rule
Table 2.7: Tentative ﬁne-pitch CMOS-MEMS design rules
Table 2.7 illustrates the developed rules for 90 nm CMOS designs. These design
rules are tentative and are slightly adjusted compared to the coarse-grain CMOS-
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MEMS implementations. For example, to avoid delamination of structures, the
width should be 1 μm or larger. However, if a beam is suﬃciently short and ﬁxed
at two ends, the width may be designed to be less than 1 μm. The CMOS foundry
places maximum widths for the structures, although by clever design it is possible to
create larger widths. Due to curling and delaminated structures, a maximum length
has been set for ﬁxed-free and ﬁxed-ﬁxed structures. The maximum thickness is
given by the selected CMOS process and the gap size has been limited to 1.2 μm
where self-adjusting gaps after release will create an even smaller gap as explained
in chapter 3.5.
Pros of ﬁne-pitch Cons of ﬁne-pitch
Less parasitics Excessive curling may occur
Lower VDD and power consumption Small stack thickness
Intricate routing capabilities Stringent CMOS design rules
In line with newer CMOS technology Delamination eﬀects
Table 2.8: Pros and cons of ﬁne-pitch CMOS-MEMS
As can be seen in Table 2.8, a comparison of coarse-grain and ﬁne-pitch CMOS-
MEMS has been demonstrated. It should be noted that the stack thickness can
be roughly 5 μm thick by including two more metal layers, making the total stack
thickness comparable to coarse-grain CMOS-MEMS. The reason why this was not
done was to keep the resonator thickness as homogenous as possible in order to
reduce delamination and curling eﬀects. Fine-pitch CMOS has even less parasitics
compared to coarse-grain CMOS, and the power consumption is much less due to
a lower VDD. The foundry design rules for 90 and 65 nm CMOS are much more
stringent and demanding compared to the 0.25 and 0.35 μm CMOS processes,
requiring more of the designer to be able to implement the wanted micromechanical
structures. However, through the usage of Verilog-A code it is possible to make
semi-automated layout design which will satisfy the foundry rules. With clever
layout design and resonator architecture, ﬁne-pitch CMOS can oﬀer even better
results than coarse-grain CMOS-MEMS.
This chapter has gone through some examples of utilizing MEMS with CMOS
circuitry and described various methods of how to combine CMOS and MEMS.
The chosen implementation method has been explained with examples of tentative
derived design rules for ﬁne-pitch CMOS-MEMS designs. With the implementa-
tion method being explained, the functionality and description of the resonator is
described in chapter 3.
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Resonator modeling
V ibrating beams inhibits behavior of self resonating modes which producesdistinct frequencies with maximum throughput, thus making it possible to
use resonating beams as signal processing elements. These self resonating modes
are due to a dynamic behavior of external forces which in turn generates a spring
eﬀect from the beam; a force generated internally in the beam which counteracts
the external force. This spring eﬀect results in a movement of the beam at dis-
tinct frequencies. It is possible to register this self resonating dynamic behavior of
a beam if the surrounding ambient does not produce a damping which is greater
than the internal spring force from the beam. A beam at a self-resonating mode
will vibrate back and forth until an external or internal damping mechanism limits
this vibration. Modeling of the resonator and its self resonating modes is necessary
in order to build more complex MEMS resonator ﬁlters. This chapter will describe
how beams can have diﬀerent modes and show the model for an electromechanical
equivalent description. Finally this chapter will go through some damping mecha-
nisms, non-linear eﬀects and a method of increasing resonator throughput by using
a gap reduction technique.
3.1 Mechanical beam model
By using the Euler-Bernoulli beam theory [29, 30], it is possible to ﬁnd a static
spring stiﬀness and a dynamic resonating frequency. The Euler-Bernoulli beam
theory is valid for beams with a length to width ratio of 10 or more and assumes
that translational and angular shear forces are small compared to the bending
deformation.
EI
d4z
dx4
+ ρA
d2z
dt2
= 0 (3.1)
The dynamic beam behavior is described in eq. 3.1. E is the Young’s Modulus, I is
the area moment of inertia, ρ is beam density and A is the cross section area. z(x, t)
is the amount of bending of the beam depending on the position x throughout the
beam length where the time part of z is disregarded in this analysis:
z(x) = C1sin(βx) + C2cos(βx) + C3sinh(βx) + C4cosh(βx) (3.2)
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The trial solution in eq. 3.2 is used to ﬁnd solutions for the radial frequency of
the beam that have diﬀerent boundary conditions. The mode number βN (where
βN = βx) in eq. 3.2 is related to the radial frequency of the beam:
ω20 =
EI
ρA
β4N (3.3)
f0,nom = κ
β2N
4π
√
3
√
E
ρ
W
L2
(3.4)
The radial frequency is related to the resonance frequency by ω0 = 2πf0,nom. Eq.
3.4 is a rearranged version of eq. 3.3 where a scaling factor κ has been introduced
to model a possible frequency shift due to topological variations of the resonator
[31]. W is the resonator width and L is the resonator length. Eq. 3.4 is very
important in this work as it is used to model diﬀerent resonator types which will
have diﬀerent resonance frequencies depending on the mode number βN .
Fig. 3.1 shows two diﬀerent boundary conditions. The derivative of z(x) up
to three times results in the momentum M (z′(x) = M), the angle θ (z′′(x) = θ)
or the shear force V (z′′′(x) = V ). The clamped condition has a boundary axis
which is ﬁxed and it has zero displacement and bending because that part can not
move. The clamped condition has a momentum and shear forces. The right side
of Fig. 3.1 is the pinned condition where the boundary axis is not ﬁxed, but the
circular dot in the middle is ﬁxed, making it a ﬁxed point. The pinned condition
will not experience displacement nor momentum, but it will have a bending angle
and shear forces.
z=0 M≠0
ɵ=0 V≠0
z
x
z=0 M=0
ɵ≠0 V≠0
Boundary axisBoundary axis
Movable part Movable partMovable partFixed wall
Clamped condition Pinned condition
Figure 3.1: Two beam boundary conditions
For beams connected at one or two ends in various ways, the two boundary
conditions of Fig. 3.1 can then be used in eq. 3.2. The general characteristic
equation for beam bending can be solved by using boundary conditions that are
known.
In this work, there are ﬁve diﬀerent beam boundary conditions which are used
as can be seen in Fig. 3.2. A Clamped-Clamped (CC) condition means that both
ends will not have any angle, but the Pinned-Pinned (PP) condition shows that
there will be an angle at the point where it is ﬁxed. The Clamped-Free (CF)
condition in this work is referred to as a cantilever beam. The Clamped-Pinned
(CP) condition is another important beam type used in this thesis.
A ﬁnal important bending condition for the beams is the Free-Free (FF) con-
dition. This mode can in one sense be seen upon as a Pinned-Pinned mode with
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Free-free (FF)
Pinned-pinned (PP) Clamped-pinned (CP)
Clamped-clamped (CC)
Clamped-free (CF)
Figure 3.2: The 5 diﬀerent boundary conditions
additional beams attached to its end. However, the ﬁxed points are located at
strategically λ/4 and 3λ/4 positions on the beam. This will make the free ends
bend in an opposite direction as the middle part of the beam, making it vibrate
back and forth as one vibrating beam. The Free-Free beam can lead to certain
advantages as will be explained in chapter 3.3.
Boundary condition β1 β2 β3
Clamped-Free (CF) 1.875105 4.694091 7.854757
Clamped-Pinned (CP) 3.92660231 7.06858275 10.21017612
Pinned-Pinned (PP) π 2π 3π
Clamped-Clamped (CC) 4.73004074 7.85320462 10.9956079
Free-Free (FF) 4.73004074 7.85320462 10.9956079
Table 3.1: 3 mode numbers for various beam clamping conditions
Finding the mode numbers for the beams presented in Fig. 3.2 is possible by
using the same general beam bending movement (eq. 3.2). The mode numbers
for all ﬁve beam types are shown in Table 3.1. The details on ﬁnding these mode
numbers are more thoroughly explained in chapter A in the appendix. These ﬁve
beam conditions, their mode numbers and equation 3.4 are important as they are
used extensively in this work. Not all of these ﬁve beam conditions are to be used
as resonators, but anchoring beams and coupling beams will be used which have
mode numbers diﬀerent from the actual resonator.
All of these beam types will, regardless of boundary type, have a certain static
mass given by:
mstatic = ρLWH (3.5)
where H is the thickness of the beam. A vibrating beam, however, will not have
a constant mass throughout the beam length due to the fact that kinetic energy
must be constant:
Ek =
1
2
mv2 =
1
2
ρA
∫ L
0
v2
(
x
′
)
dx
′
(3.6)
Because the velocity of the beam will vary depending on the location x through-
out the beam length, the mass must also vary in order for the kinetic energy to
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remain constant. By integrating the length L from the start of the beam to the
end of the beam and dividing that by a non-integrated Ek term, it is possible to
obtain the eﬀective mass:
meff (x) =
Ek
1
2
v(x)2
=
1
2
ρA
∫ L
0
v
(
x
′)2
dx
′
1
2
v(x)2
where the velocity is deﬁned as
v2(x) = −ω2x2mode(x)
and where xmode is a description of the deﬂection of the beam relative to x, and ω
is the angular velocity. As an example of this, eq. 3.7 describes the beam shape of
a cantilever beam
xmode(x) = z · γ(sinβx− sinhβx+ α(coshβx− cosβx)) (3.7)
where γ = 0.367, β = 1.875
L
and α = 1.362 [26]. z is the maximum deﬂection
that the beam experiences which will be due to electrostatic forces as described in
section 3.2. For the cantilever beam, a maximum amplitude occurs for x = L. By
inserting the xmode equation and the velocity equation in the general eﬀective mass
equation yields:
meff (x) =
ρWH
∫ L
0
[
xmode(x
′
)
]2
dx
′
[xmode(x)]
2 (3.8)
The modeling of resonators with eﬀective mass is shown in eq. 3.8 where the
dynamic behavior of the beam is taken into consideration. The eﬀective mass will
be larger towards any anchored ends and have its minimum at parts of the beam
which is displaced the most. For the cantilever beam, the lowest eﬀective mass is
experienced at the tip of the cantilever which is lower than the calculated static
mass (mstatic). The Free-Free, Pinned-Pinned and Clamped-Clamped beam types
follow the same type of analysis to ﬁnd the eﬀective mass, each with its own xmode.
Most resonators used in this work has the lowest eﬀective mass at the middle of
the beam due to pinned or clamped conditions at the start and at the end of the
beam. A special case occurs for the CC and FF boundary condition where their
mode number (and resonance frequency) are the same, but their beam mode shape
is diﬀerent resulting in a slightly diﬀerent eﬀective mass.
The stiﬀness of the beam can be obtained through a static analysis similar to
the dynamic analysis which was performed earlier in this section. However, due to
the fact that eﬀective mass is not constant throughout the beam length means that
the mechanical spring stiﬀness, km, must also vary throughout the beam length:
ω0 =
√
km
meff
→ km(x) = ω20meff (x) (3.9)
ω0 is obtained from eq. 3.3 or eq. 3.4 where βN depends on the type of beam
boundary condition. As with meff , km will have its minimum value where maxi-
mum beam displacement occurs and km will be rather large towards its anchoring
points.
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3.2 Electromechanical resonator description
The previous section described the vibrating beam as a pure mechanical device.
To make the beam vibrate back and forth at various frequencies is possible by
using electromagnetic, piezoelectric, magnetostrictive, electrostrictive or thermal
actuation [32]. This work will use the electrostatic actuation principle due to
relatively good coupling eﬃciency, speed and its simplicity. If the beam experiences
an external force, the net force the on the beam must be zero at all times and is
given by
Fnet = Fel + Fmech = −ε0AeV
2
2g2
+ k(g0 − g) = 0 (3.10)
where z = g0−g. The total net force is the sum of the electrostatic force Fel and
the mechanical force Fmech. The electrostatic force has an opposite sign compared
to the mechanical force. The mechanical force Fmech is given by Hooke’s law F =
kz. This mechanical term opposes the electrical force which initiates displacement
of the beam. The electrostatic force equation originates from potential energy
equation:
Ep =
CV 2
2
→ Fel = −dEp
dg
= −V
2
2
dC
dg
(3.11)
where C = ε0Ae
g
. The solution in eq. 3.10 becomes unstable for a small change of
the net force divided by a small change of the gap less than zero (dFnet/dg < 0).
This unstable area is not used for resonators but typically applied for mechanical
switches which cause the beam to collapse onto the electrode. The resonator must
therefore have a voltage lower than the pull-in voltage which is deﬁned as
Vpi =
√
8kg0
27ε0Ae
(3.12)
The pull-in voltage becomes low for a small spring stiﬀness, low initial gap (g0)
or large electrode area (Ae). The resonator must be operated at voltage levels
lower than Vpi. It should be mentioned that the analysis provided here is based on
a linear Hooke’s law and the parallel-plate theory, assuming that the displacement
of the beam is the same throughout the beam length, something which is not
necessarily the case for the diﬀerent beams in this thesis. If the beam displacement
is only a fraction compared to the beam length, these simple equations can be used.
However, Finite Element Method (FEM) simulations must still be performed to
compare with analytical calculations. If the analytical equations are too coarse-
grain compared to the simulation results, expanding the resonator equations with
non-linear capacitive or stiﬀness terms will make the results more comparable with
FEM simulations. Non-linear resonator behavior is explained in section 3.4. The
eﬀective spring stiﬀness of the resonator is deﬁned as k and is given by:
k = km − ke (3.13)
where ke the electrical spring stiﬀness. The eﬀective beam stiﬀness is obtained by
subtracting the electrical spring stiﬀness from the mechanical spring stiﬀness [31].
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Large voltage values can cause a noticeable reduction of k as ke becomes large
enough. This eﬀect is known as spring softening due to reduction of the eﬀective
spring stiﬀness k in ω20 =
k
meff
. This softening of the spring stiﬀness may result in
a non-linear behavior of the beam. It is possible for the beam to also experience a
stiﬀening eﬀect. Both of these eﬀects are more described in section 3.4.
Beams that are stimulated with a sinusoidal electrostatic force has a counteract-
ing mechanical force which opposes the electrostatic force which causes the beam
to move back and forth; the beam starts oscillating. For an ideal case without
any damping, the beam would vibrate back and forth inﬁnitely. However, the real
world will provide damping to these mechanical systems. Any vibrating beam with
damping mechanisms will follow
Fel = meff
d2z
dt2
+ b
dz
dt
+ kz (3.14)
where Fel is the electrostatic force which initiates oscillation and b is a damping
term. Eq. 3.14 shows the physical behavior for a beam opposing the electrostatic
force. By using LaPlace and rearranging, this relationship can be rewritten as a
function of displacement z(jω)
z(jω) =
Fel(jω)
k
1
1 + jω
Qω0
− ( ω
ω0
)2
(3.15)
Eq. 3.15 shows the resonator displacement response as a function of frequency.
If ω = ω0 then the Fel(jω)k term becomes ampliﬁed by Q, thus enhancing the res-
onator displacement by the resonator Q-factor. For really large Q-factors, the
displacement may become rather large:
z(ω = ω0) =
FelQ
k
(3.16)
The resonator displacement at the ﬁrst resonance mode of the beam is given
in eq. 3.16. The electrostatic force Fel was previously stated in 3.11 but is now
redeﬁned as:
Fel = Vac
ε0AeVP
g2
(3.17)
The V 2 in eq. 3.11 has now been replaced by Vac and VP . It turns out that
V 2 = V 2acsin
2(ω0t) will cause the resonator to oscillate at sin(2ω0t) in addition to
sin(ω0t). By using a DC polarization voltage (VP ), the resonator will resonate at
the desired frequency. For this to be possible, VP must be orders of magnitude
larger than Vac. VP will act as an amplifying term for the resonator, allowing an
increase in resonator throughput.
Eq. 3.14 stated that an oscillating behavior is stimulated from the electrical
force Fel. A simple schematic of a mechanical oscillating system and its electrical
equivalent is shown in Fig. 3.3. The left part of Fig. 3.3 shows Fel attracting a beam
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mass m which has a damping factor b and coupling to an anchored wall through
the beam stiﬀness k. The right part of Fig. 3.3 shows the electrical equivalent
of the mechanical model. Analyzing the electrical schematic results in a transfer
function which is comparable with the mechanical transfer function. From this
comparison it can be seen that the mass is proportional to the inductor (L), the
spring stiﬀness k is inversely proportional to the capacitor (1/C) and the damping
b is proportional to the resistor (R).
Fel = meff
d2z
dt2
+ b
dz
dt
+ kz Vac = L
d2q
dt2
+R
dq
dt
+
1
C
q
H(jω) =
z
Fel
=
1
meff
(jω)2 + bmeff jω +
k
meff
L R
Vac VoutC
Fel
b
mk
Mechanical system: Electrical system:
H(jω) =
Vout
Vac
=
1
LC
(jω)2 + RL jω +
1
LC
Figure 3.3: Schematic comparison of a mechanical and electrical system
The LCR schematic of Fig. 3.3 is a direct conversion schematic of mechanical
components to electrical ones. A more accurate schematic for the resonator is
developed which takes into account a transformation between the mechanical and
electrical domain. Eq. 3.17 showed that Fel will increase linearly with Vac due to
VP . From eq. 3.17 it is now possible to deﬁne this linearized relationship:
Fel = ηVac where η = VP
dC
dz
= VP
ε0Ae
g2
(3.18)
Eq. 3.18 shows an important parameter, the electromechanical coupling coef-
ﬁcient η. The η is valid for small perturbations of the beam and represents the
winding ratio of the schematic equivalent of the resonator. Explained in a simple
manner, the η describes the winding ratio of a transformer, converting the electrical
signal to a mechanical signal. As the vibrating beam is a mechanical device, this
part of the resonator schematic is really just a mechanical response induced by an
electrostatic force. Going from the resonator to an output electrode, the output
from the resonator goes through a transformer with winding ratio which represents
going from the mechanical energy domain to the electrical energy domain again.
The equivalent schematic of the resonator with transformers is shown in Fig.
3.4. The resonator is described by lz, cz and rz that are assigned in lower case to
specify that these are component values in the mechanical domain. Looking at the
resonator from the outside of this two-port schematic, the lz, cz and rz are turned
into Lz, Cz and Rz by removing the transformers and including η. The upper case
LCR values then represents the electrical values as seen in or out of this “black
box” which represents the resonator.
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lz cz rz η : 11 : η
+
-
CPVAC
Figure 3.4: Simple electromechanical resonator schematic
Lz =
meff
η2
(3.19)
Cz =
η2
k
(3.20)
Rz =
√
kmeff
Qη2
(3.21)
Eq. 3.19-3.21 shows that Lz, Cz and Rz are converted into electrical component
equivalents in the electrical domain through the usage of η. Rz can be represented
in an alternative way:
Rz =
kg4
ω0Qε20A
2
eV
2
P
(3.22)
Eq. 3.22 shows the resonator motional impedance [31]. This is one of the most
important equations when describing the performance of a resonator. This value
should typically be around 50 Ω, thus matching any previous or following circuitry.
Achieving a very low Rz is possible by a low electrostatic gap g, a large electrode
area Ae, a large polarization voltage VP or a large resonator Q-factor. There is a lot
of ongoing research on various methods of how to achieve a very low Rz value by
diﬀerent means. This could for example be tuning the process thus allowing a small
gap or a large electrode area, applying a large VP or make the MEMS resonator
using a material which inhibits a very low intrinsic loss and therefore resulting in
a large Q-factor. The latter example is possible by making the MEMS resonator
out of a material such as diamond [33].
This work does not focus on trying to ﬁne tune the process to achieve a very low
Rz value. However, what is of focus in this work is the investigation of expanding
CMOS by using MEMS to simplify signal processing. This does not mean that Rz
can be designed to be huge, however it is possible to allow it to have a value in the
few tenths to hundred of kΩ (in contrast to sub kΩ in other research literature).
This is possible by having control of the following on-chip ampliﬁer accompanying
the resonator. More details on total ﬁlter description of CMOS-MEMS resonators
with important performance parameters are described more throughout this thesis.
io = VP
dC
dt
= VP
dC
dz
dz
dt
=
ω0Qε
2
0A
2
e
kg4
V 2PVac (3.23)
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Eq. 3.23 shows the resonator output motional current which arises from a time
varying capacitance (dC/dt) multiplied by the polarization voltage across the gap
at the output of the resonator. This term can be split into dC/dz times dz/dt
where the time varying part can be replaced by zω0. Alternatively, eq. 3.23 can be
obtained by from eq. 3.22 and assuming that Lz and Cz are of equal value during
resonance, thus canceling each other. The io for micromechanical resonators is
typically on the orders of a few nA up to a few hundred nA.
VRF
IOUT
VP VP
VRF
IOUT
VLO VP
Figure 3.5: Filter and mixer-ﬁlter resonator symbol
Fig. 3.5 shows the symbol of the micromechanical component as a schematic
symbol. The left part shows the symbol of a 2-port MEMS resonator ﬁlter with
a spring-mass-dashpot attached to it. Internal routing of the resonator may al-
low diﬀerent terminals inside the resonator itself, thus allowing two VP terminals.
These may be connected together or can be two diﬀerent voltages, depending on
the desired usage of the device. By referring to Fig. 3.4, the left VP is the left
transformer and the right VP is the right transformer.
In the right part of Fig. 3.5, the resonator is connected as a mixer-ﬁlter. It is
almost the same symbol, except that one of the VP terminals has been replaced by a
mixer symbol and a VLO terminal. This allows the possible mixing of VRF cos(ωRF t)
with VLOcos(ωLOt). The internal routing of the resonators gives the ﬂexibility of
both doing mixing and ﬁltering of a signal at the same time, which in transceiver
architectures are typically done with two diﬀerent components. Eq. 3.24 and 3.25
describes the down-mixing functionality of frequency and electrostatic forces due
to the mixing of the V 2 term from eq. 3.10 [34]:
ωIF = ω0 = ωRF − ωLO (3.24)
Fel,mixer−filter = VRF
ε0AeVLO
2g2
cos ([ωRF − ωLO]t) (3.25)
Both symbols of Fig. 3.5 results in a ﬁltered motional current out from the res-
onator. This current needs to be converted to a voltage for further signal processing.
The conversion through the resonator ﬁlter (or mixer-ﬁlter) is a voltage-to-current
conversion. As will be discussed in chapter 5.3, this current can be converted back
to a voltage with a unity gain conversion (i.e. 1 V in, the output is a ﬁltered 1 V
signal out).
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3.3 Damping mechanisms and the Q-factor
Vibrating beams that are to be used as ﬁltering components inhibits a dynamical
oscillating behavior. Because of the complex transfer function of the system, for
certain frequency modes, the system will be located between being able to oscillate
and be damped due to imaginary and real parts in the transfer function. This can
be represented as a graph with an imaginary axis being the oscillation and a real
axis being the damping as seen in Fig. 3.6.
jω
-𝜎
-jω
𝜎
Undamped
Critically damped
More oscillation
More damping
Figure 3.6: Examples of a critically damped or undamped micromechanical system
In reality these vibrating beams will have a damping factor which will cause a
stable system to reside in the left half of the complex plane. For Q-factors larger
than 1/
√
2 allows for oscillation of micromechanical beams [35]. The Q-factor is an
important parameter which deﬁnes the gain of the system. The transfer function
for the resonator is shown below:
H(jω) =
1
LC
1
LC
+ R
L
jω + (jω)2
=
ω20
ω20 +
ω0
Q
jω + (jω)2
(3.26)
The left part of eq. 3.26 describes the resonator as an electromechanical LCR
transfer function with ω0 = 1/
√
LC. The R/L can be shown to be equal to b/meff
as was described earlier. The right part of eq. 3.26 shows that the system is only
related to ω0 and the Q-factor. The resistive part Rz creates the damping part,
while the Lz and Cz creates the oscillating part for the transfer function. Eq. 3.21
shows that Rz is inversely proportional to the Q-factor.
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It is desirable to have a low Rz value in order to match previous or following
signal processing parts and because narrow ﬁlter bandwidth may be desirable. In
the end, tweaking the geometry to achieve a low Rz will at some point reach a
limit, which is why it is important to focus on achieving a large Q-factor for these
micromechanical systems. It should be mentioned that for frequencies above the
GHz range, the Q-factor must be on the order of hundreds of thousands in order
to achieve suﬃcient performance. This work relates to frequencies below the GHz
area for WSN nodes, something which will place a less stringent requirement on
the Q-factor.
Estimating and calculating the Q-factor for these micromechanical ﬁlter systems
is a diﬃcult task, it could be possible to write a thesis on that topic itself. Trying
to precisely deﬁne the Q-factor becomes out of scope for this thesis, so the main
damping mechanisms will be explained here and crude estimations of the Q-factor
for CMOS-MEMS resonators. The usual deﬁnition of the Q-factor is:
Q = 2π
W
ΔW
(3.27)
Eq. 3.27 deﬁnes Q as energy stored (W ) over energy dissipated per cycle (ΔW ),
speciﬁed in radians. In short, micromechanical systems have various damping
terms. Finding the loss mechanisms and the energy stored is a diﬃcult task. In-
stead, it is typical to deﬁne damping terms that are inverse Q-factor:
1
Q
=
1
QAir
+
1
QTED
+
1
QSurface
+
1
QAnchor
(3.28)
Eq. 3.28 describes the total inverse Q-factor as a sum of four inverse Q-factor
(damping) terms: Air, Thermoelastic damping (TED), Surface damping and damp-
ing through anchoring parts [36, 37, 38]. There may be more terms which contribute
to damping, however these are the most important ones. The largest 1/Qterm will
be the dominating part which in turn will contribute to most damping.
The ﬁrst term is QAir which is damping due to energy loss through the sur-
rounding environment. The surroundings may be air or vacuum depending on the
conditions and is given by
QAir =
k
ω0bsq
(3.29)
where bsq is a damping factor obtained from rectangular parallel-plate geometry
calculated using Reynolds gas-ﬁlm (squeeze ﬁlm) equation:
bsq =
3
2π
μ
Ae
g2
(3.30)
where μ = 1.78 · 105 for air and is a coeﬃcient which describes the viscosity of the
surroundings and depends on pressure and the mean free path of the gas molecules.
Notice that eq. 3.29 was obtained from eq. 3.21 where the Q in that equation is
the total Q-factor of the system while eq. 3.29 is used to just ﬁnd the QAir term.
31
CHAPTER 3. RESONATOR MODELING
The second term is due to movement of beams which may cause a generation
of thermal energy which causes damping:
QTED =
Eα2TT0
CP
ωτ
1 + ωτ
(3.31)
where τ is deﬁned as
τ =
CPW
2
CTπ2
(3.32)
CP is the speciﬁc heat at constant pressure of the material, αT is the Thermal
Coeﬃcient of Expansion (TCE), T0 is the environmental temperature, CT is the
thermal conductivity of the beam and ω is the angular frequency of the resonator.
The third damping term is 1/QSurface that is a result of energy loss mechanisms
of surface loss:
QSurface =
WH
3W +H
E
2Edsδ
(3.33)
where δ is the characterized thickness of the surface layer and Eds is a constant
which is related to surface stress.
Finally, the 1/QAnchor deﬁnes the damping and loss of energy due to energy
being pumped into the anchoring parts of the resonator:
QAnchor = 2π
Ek,tot
Eloss
(3.34)
The stored ﬂexural energy is deﬁned as Ek,tot which varies for each resonant mode
and is expressed as:
Ek,tot =
1
2
meffv
2 =
1
2
ρHWLω0Z (3.35)
where ω0 is the resonance frequency at that mode and Z is the maximum vibrational
amplitude. Eloss is the loss of energy which is dissipated per cycle of vibration
through the anchor or support parts into the substrate. For a Clamped-Clamped
beam, this is calculated as:
Eloss =
1.3441 + ν
EH(1− ν)Γ
2
0 (3.36)
ν is the Poisson ratio for the support beam, Γ0 is the vibrating shear force of
the support. It is evident from eq. 3.34-3.36 that a large geometry, high operating
frequency and beam displacement is desirable in order for low loss in the supporting
beam of the resonator. As will be shown in chapter 4, it is possible to alleviate some
of this anchor loss by designing special support beams with certain dimensions.
As a summary, the 1/QAir term is more or less dependent on a low Ae or large g
something which contradicts resonator design methodology. μ is ﬁxed as it depends
on the environment conditions. Qair can be kept large by designing for high k while
retaining a low mass. The QTED is a factor which will depend greatly on the type of
material and its heat capacity and the thermal coeﬃcient of expansion. In general,
as micromechanical resonators scale down the QTED will decrease, especially for
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beams with small widths. The QSurface is also diﬃcult to design to be large as
it also depends on the material parameters. It should be mentioned that the Q-
factor could be loaded and reduced in the same manner as the spring stiﬀness of
the resonator [39]. Eq. 3.37 and eq. 3.38 describes this eﬀect:
f0 = f0,nom
√
1− ke
km
(3.37)
Q = Qnom
√
1− ke
km
(3.38)
As a conclusion to this section, it should be noted that Q-factor estimations
are diﬃcult and time consuming. It requires a good knowledge of the materials
involved and the anchoring methods of the resonator. Analytical calculations alone
can not provide suﬃcient estimations without the use of FEM tools. CMOS-MEMS
implemented resonators have shown to provide Q-factors between 1000 and 2000
in vacuum conditions and up to 50 in air [28, 40]. The Q-factor estimations in this
thesis assume both a Q-factor of 1000 and 2000 in vacuum. For all micromechanical
systems there will be a variation of the Q-factor, both with respect to design
properties, material properties and environmental conditions which will cause the
Q-factor to ﬂuctuate from device to device. It is possible to utilize on-chip CMOS
circuitry to adjust for lack of gain (low Q-factor) by using ampliﬁers to achieve a
1:1 conversion factor of the total resonator ﬁlter system.
3.4 Non-linearity eﬀects
The displacement z from micromechanical resonators will result in a ﬁltered out-
put current io. Both the displacement and current can contain non-linear terms
from mechanical or electrical contributions. The electrical contributions are from
capacitive eﬀects while mechanical terms can be from strain and deformations, for
example causing length elongation of the beam. The mechanical spring stiﬀness
may contain non-linear terms:
km,tot = km
(
1 + km1z + km2z
2
)
(3.39)
The mechanical spring stiﬀness km is the ﬁrst term and is a linear term. km1 and
km2 are higher order terms which are given by
km1 =
E1
L
, km2 =
E2
L2
(3.40)
The E1 and E2 in eq. 3.40 are non-linear Young’s modulus terms and depends on
the type of beam material [41]. In this work, mechanical non-linearity is typically
not dominant due to the resonator architectures used. Pure Clamped-Clamped
beam resonators with large deﬂections and with a large E will experience more
mechanical non-linearity.
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Capacitive non-linearities will cause ke to be non-linear. Typically eq. 3.16 is
suﬃcient to describe resonator displacement. However, when the resonator has a
low mechanical stiﬀness km and is at the same time operated with a large VP value,
the linear ke model may become inaccurate [42, 43]. The electrical stiﬀness ke with
non-linear terms is modeled as:
ke,tot = ke
(
1 + ke1z + ke2z
2 + ...kenz
n
)
(3.41)
Eq. 3.41 shows that the electrical spring stiﬀness consists of higher order terms
that all are related to the displacement z. The ke term is the ﬁrst term and is
linear. ke1 and ke2 are square and cubic electrical spring coeﬃcients respectively.
ke =
V 2PC
g2
, ke1 =
3
2g
, ke2 =
2
g2
(3.42)
The ke terms contribute to reducing or increasing the frequency depending on
which term that dominates. When operating the resonator with high vibration
amplitudes, the square and cubic spring stiﬀness terms will become more dominant.
Because the amplitude-frequency curve no longer becomes a single valued function,
the oscillation may become chaotic once the amplitude is larger than a critical value
known as zc. The maximum usable vibration value is extracted from the largest
value that appears before a bifurcation (hysteresis of the curve). The bifurcation
amplitude and critical amplitude are respectively [42]:
zb =
1√√
3Q|κ|
, zc =
2√
3
√
3Q|κ|
(3.43)
where
κ =
3ke2ke
8k
− 5k
2
e1k
2
e
12k2
(3.44)
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(a) Increasing hysteresis
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(b) Bifurcation and critical displacement
Figure 3.7: Non-linear resonator behavior and possible hysteresis eﬀect
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Fig. 3.7(a) is an example of how κ will aﬀect the response from the resonator.
κ1 is the lowest value and κ3 is the largest value. In this example, κ is negative and
contributes to a reduction of the resonance frequency as well as tilting the curve
to the left. κ1 is the lowest value and shows less tilting of the curve. When the
negative value of κ is too large (see κ3), the curve enters a state of hysteresis. At
the point when the hysteresis starts, the bifurcation amplitude zb is reached (see
Fig. 3.7(b). For any curve with a hysteresis, the maximum usable amplitude of
vibration is zc as shown in Fig. 3.7(b). zc is always larger than zb and ultimately
sets the limit for the maximum vibration amplitude as well as it sets the maximum
output current out from the resonator. κ is a factor which will contribute to a
modiﬁed resonance frequency due to the spring stiﬀness non-linearities. The new
resonance frequency is therefore expressed as
ω0(effective) = ω0
(
1 + κz2
)
(3.45)
Equation 3.44 and eq. 3.45 shows that the κ will either increase (the resonator
becomes more stiﬀ) the operational resonance frequency or decrease the resonance
frequency. The resonator used here will have a negative κ, thus the capacitive
non-linearities will contribute to reduce the electrical spring stiﬀness. Because κ
contributes to “soften” and tilt the output response, VP should be reduced. By using
equation 3.43 and 3.44, an expression for the maximum output current possible
from the resonator can be developed:
imaxo = ηω0zc (3.46)
imaxo sets the limit for how much current that can be detected at the output electrode
before bifurcation (the hysteresis). It is also possible to deﬁne the maximum energy
stored in the resonator by using zc in a similar manner
Emaxstored =
1
2
kz2c (3.47)
where k is the linear spring constant (k = km − ke). The maximum energy stored
also decides the energy dissipation out from the resonator which is
Pdissipated = Rzi
2
o =
ω0E
max
stored
Q
=
ω0kz
2
c
2Q
(3.48)
Fig. 3.8 is an example of a resonator with a low k where VP is increased. The
result is an increase in the displacement and a reduction of the resonance frequency.
The displacement equation is relatively inaccurate for a very soft beam and a large
electrostatic coupling (i.e. small gap and/or large electrode area). By taking into
account non-linear capacitive contributions as well as possible mechanical beam
stiﬀening terms, the displacement is adjusted as seen in Fig. 3.8(a) (the green line).
In Fig. 3.8(b), the resonance frequency is more rapidly reduced for an increased VP
compared to the FEM simulation. The FEM simulator is more accurate and takes
these non-linear terms into consideration. A compensated term has been included
here as well to get close to the results from the FEM simulator.
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Figure 3.8: Analytical and FEM simulation comparison of z and f0
As can be seen in Fig. 3.9, the initial sweep of VP hardly increases the displace-
ment of the resonator. Beyond a certain voltage, the displacement starts to increase
rapidly. Critical displacement is deﬁned in eq. 3.43 and when the resonator dis-
placement crosses this value, the resonator enters a highly non-linear domain and
chaotic behavior occurs. The importance of investigating zb, zc and κ is to ﬁnd the
maximum motional current (eq. 3.46) and the power handling capability of the
resonator (eq. 3.48). For all resonator ﬁlters and oscillators, this chaotic behavior
must be avoided, thus zc sets the limit of the vibration amplitude.
Figure 3.9: Displacement as a function of VP showing critical displacement
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3.5 Gap reduction technique
As mentioned earlier, a low gap between the electrode and the resonator or a large
electrode area results in an increased electrostatic coupling and therefore a reduced
Rz. The thickness of a post-CMOS resonator depends on the amount of metal
layers and the thickness of the metal layers provided from the CMOS process. The
thickness of a metal-dielectric stack is about 3 to 5 μm, thus limiting Ae. As this
work does not focus on tuning a CMOS-MEMS process, a method on gap reduction
after processing has been implemented. The method is based on utilizing built in
stress diﬀerences internally in electrode beams. These electrodes are known as
Self-Assembly (SA) beams which will move laterally after being released, creating
a narrow gap. The SA beam is demonstrated in Fig. 3.10 with before etch (left
side) and the released SA beam after etch (right side).
In
1.2 µm
0.6 µm
1.2 µm
0.6 µm
Out In Out
Figure 3.10: The Self-Assembly principle
As can be seen in Fig. 3.10, long thin beams are anchored at one end and free
to move in the other end. For one half of the beam, half the beam width has more
metal layers on one side. A top metal layer acts as a mask and makes it possible
to have more dielectric on the other side. The second half of the beam is the exact
opposite where the metal and the dielectric has switched sides.
This structure is a bimorph beam with two diﬀerent materials. The dielectric
and metal layers will have diﬀerent Thermal Coeﬃcient of Expansion (TCE) which
will cause an induced stress force between the metal and the dielectric. During
the post-CMOS processing, the beam will move laterally due to this built in stress
after being etched and released. In order to not physically touch the resonator, the
electrode must somehow be stopped. By implementing limit stops as demonstrated
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in Fig. 3.11, it is possible to create small gaps that are in the order of 200–300 nm.
The stoppers touching each other are internally routed in a way which does not
create any short circuit. The resulting gap will depend on any sidewall deposition
on the electrode and the limit stops, so the gap is typically 10–50 nm larger than
intended. In this work, it turned out that the ﬁne-pitch 90 nm CMOS-MEMS
implementations had much less sidewall polymer depositions than the coarse-grain
0.25 and 0.35 μm processes.
g(eﬀective)= g0 - released
g0
a) Before MEMS release b) After MEMS release
Figure 3.11: Limit stops
The governing equations of these self-assembly beams are based on the bimorph
theory [44, 45, 46]. Two materials with a diﬀerent TCE but equal lateral width
will cause the beam to curl laterally according to eq. 3.49:
1
ρ
=
24(α2 − α1)(T − T0)
WSA(14 + n+
1
n
)
(3.49)
As seen from eq. 3.49, the curvature depends on the diﬀerence between the TCE
(α2 − α1) between the two materials. A small beam width (WSA) will result in
more curvature as well. The temperature T and the characteristic temperature T0
will also aﬀect the curling [46]. From eq. 3.49 it is evident that an increase in
temperature will increase the curvature.
n =
E2
E1
(3.50)
n given in eq. 3.50 is the diﬀerence of Young’s Modulus between the two
materials. δ is the half beam deﬂection and ΔD is the total deﬂection of the
entire Self-Assembly composite structure. As seen in eq. 3.51, the midway beam
deﬂection depends on the beam length and the curvature. From eq. 3.51 it is
evident that a large curvature or long beam length will result in an increased δ.
δ =
(L
2
)2
2ρ
(3.51)
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The SA electrode can be regarded as four beams where eq. 3.51 indicates the
displacement of one of these four beams. The total displacement ΔD is shown to
be four times δ:
ΔD = Σ4i=1δi = 4δ (3.52)
Fig 3.12 demonstrates the relationships between δ and ΔD more clearly where
it is seen that the SA beam can be regarded as four half-beam deﬂections:
23
δ
L/2
δ δ
δ
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Figure 3.12: SA half beam displacement and calculations of beam displacement
The bottom part of Fig. 3.12 is an estimation of how much the SA electrode will
move after release. These estimations are relatively similar for all of the technology
nodes in this work. The calculations in Fig. 3.12 are based on a TSMC 0.35 μm
process. In this work, SA electrodes were placed close to each other, which required
smaller beam lengths in order to not overlap other structures. This required that
the SA electrodes were designed with a smaller length.
As seen in eq. 3.51, a reduction of the length will drastically reduce the dis-
placement of the SA electrode. By making the SA electrodes as 2 serpentine beams
it is possible to achieve the required displacement. As an example of this, for a
desired gap of 300 nm requires a designed gap of 1.8 μm and a SA displacement of
1.5 μm. According to Fig. 3.12, 75 μm long beams with one serpentine or 50 μm
long beams with two serpentines will move 1.8 and 1.65 μm respectively, which is
more than the required 1.5 μm.
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Figure 3.13: Calculating Self-Assembly displacement as a function of temperature
The lateral deﬂection of these SA electrodes will also depend on the temperature
according to eq. 3.49. As the temperature is increased, the displacement will
increase signiﬁcantly as seen in Fig. 3.13. SA electrode A is a modiﬁed SA electrode
with slightly shorter length to the anchoring point compared to the movable end
in order to ﬁt in more complex layouts as will be shown later in this thesis. SA
electrode B has multiple serpentines and is less dependent on the temperature.
Both SA designs will meet a limit stop, thus the displacement will not increase for
an increased temperature. However, for excess temperatures, out-of-plane curling
may cause the beam to no longer to touch the limit stops, resulting in a lateral and
out-of-plane displacement at the same time. Research on reducing those eﬀects
should be further investigated.
A Wyco measurement of a double-jointed SA electrode is shown in Fig. 3.14.
It can be seen from Fig. 3.14 that the lateral displacement is much larger than
the out-of-plane curling which is hardly visible. Out-of-plane curling was explained
in chapter 2.2 with a suggestion for reducing curling seen in Fig. 2.14. Another
method of reducing this out-of-plane curling eﬀect can be done by using tempera-
ture compensated structures [47, 48].
It is possible to make the SA move laterally after release by including polysilicon
(heating) resistors at the bottom of the beams. From this polyresistor loop, an
increased current will induce motion of the SA electrode due to the diﬀerent TCE
as explained earlier. This work has not focused on implementing poly-heaters to
move the SA electrodes after release, but for certain applications this can be used
as a feature to lock electrodes to create more controlled gaps between structures
[49]. Be aware that too large currents may cause material meltdown as can be seen
in Fig. 3.15.
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Figure 3.14: Wyco measurement of an SA electrode
Melted structure
Figure 3.15: Melted Self-Assembly electrodes
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Chapter 4
Composite resonator structures
C ombinations of basic beam topologies can lead to more complex resonatorarchitectures with multiple ports, increased internal routing possibilities, re-
duced feedthrough and a more symmetric design. These beam combinations leads
to a resonator architecture called composite resonators.
This chapter will describe a method of connecting basic resonator topologies
such as the cantilever, Clamped-Clamped, Clamped-Pinned and Pinned-Pinned
and Free-Free beam types to make more advanced multi-terminal resonators. These
combinations have lead to various Square-Frame Resonator (SFR) architectures.
Some of the SFR architectures are symmetrical devices with similarities to the
Wine-Glass resonators [50]. The composite resonators are of a ﬂexural type and
move laterally above the surface.
The ﬁnal part of this chapter will show various methods of coupling multiple
resonators together for improved ﬁlter design. The chosen coupling method for this
thesis is investigated and described in detail. The coupled resonator ﬁlters and the
standalone resonators all inhibit multiple operational modes and the output from
these devices is a ﬁltered motional current to be used for further signal processing.
The composite resonators vibrate in diﬀerent modes which depends on the beam
boundary conditions which are explained in chapter 3.1 and appendix A.
4.1 Composite resonator modeling
The Square-Frame Resonator (SFR) is a symmetrical composite resonator made by
using basic resonator topologies. Chapter 3.1 explained these basic beam bending
modes. The Clamped-Clamped (CC), Pinned-Pinned (PP), Clamped-Pinned (CP)
and Free-Free (FF) beam types are all used in this section to describe the SFR
behavior. The main advantage of the SFR is its symmetrical behavior with clearly
deﬁned input and output ports. This leads to reduced capacitive feedthrough
from the input to the output of the device. The architecture also oﬀers multiple
electrodes and more intricate and ﬂexible internal routing capabilities.
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4.1.1 Square-Frame Resonators
The Square Frame Resonators in this work has been made in two versions. The
FFSFR (Free-Free Square-Frame Resonator), which is based on the Free-Free and
Clamped-Pinned beam types. The Free-Free beam type constitutes the resonator
and the Clamped-Pinned beam types are used as anchoring parts.
Single “clamped-
clamped” resonator
Tether beam
Length “L”
Width “W”
Tether length
“Lte”
Tether width
“Wte”
Figure 4.1: Free-Free Square-Frame Resonator top view
Fig. 4.1 is a top view of four laterally movable Free-Free resonators connected
together, creating a square-frame composite resonator. The grey part is the res-
onator and the blue parts are the input and output electrodes. The Free-Free part
has a width W and a length L and the tether (anchor) beams have a width Wte
and a length Lte. The four 45◦ anchor beams are clamped at one end and attached
to the Free-Free beams at the other end. Connecting these four Free-Free beams
together at strategical nodal points will make this device resonate as if it was only
one Free-Free beam. This is, of course, if the nodal points are exactly at the desired
locations.
In reality, these nodal points are not exactly where they should be which will
cause a slight change of the resonance frequency of the resonator. Ideally these
nodal points should be exactly located at L
4
and 3L
4
positions of the beam. As can
be seen in chapter 3.1 and appendix A, the FF-beam and CC-beam have the same
resonant mode βN . By designing the tether beams using a λ/4 design methodology,
it is possible to derive an equation for the tether beam length Lte [51].
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L2te =
1
4
(
βte
βN
)2
Wte
W
L2 (4.1)
where βte is the tether beam mode which consists of a Clamped-Pinned beam
bending type. These tether beams will have a torsional bending, and during oper-
ation these tether beams will not (ideally) contribute to translational movement.
That means that the energy loss through these anchoring points is minimized as
these beams will behave like acoustic transmission lines. The tether beam will
present virtually no impedance to the resonator through this quarter-wavelength
of the resonator operating frequency. Seen from the anchoring points, there is inﬁ-
nite acoustic impedance which is transformed to zero impedance at the resonator
nodal attachment points. As a consequence of this, the resonator (ideally) does
not see the supports and operates as if it is levitated above the surface. At these
frequencies and with the materials of the resonator (metal-dielectric stack), the
damping mechanisms are primarily due to intrinsic losses and not due to losses
through the anchoring points. The acoustic network model of the tether beam is
shown in Fig. 4.2 where kte is the tether spring stiﬀness.
Z=0kte
Acoustic network:
Z=∞
-kte -kte
45° tether beam:
(anchored end) (pinned end)
(anchored end)
(pinned end)
Figure 4.2: The tether beam and its acoustic network schematic
Q-factors of 1000–1400 for CMOS-MEMS resonators up to 10 MHz has been
demonstrated [23, 38, 49]. Those research results show that the Q-factor has been
primarily limited by Thermoelastic Damping (TED) and surface loss and not an-
chor losses. Another factor to take into consideration is the width of the resonating
beams. For widths that are small enough, thermoelastic damping starts to limit
maximum achievable Q-factor.
Fig. 4.3 shows the total FFSFR composite including self-assembly electrode
structures and internal routing of the device. Due to the single-resonator being
built up by several Free-Free resonators, the FFSFR can be implemented with
various routing schemes inside the resonator. This allows the FFSFR to become
a four-terminal, two-port device. The west and east sides of the resonator are
stimulated while the north and south sides of the resonator act as two variable
capacitors thus creating two resonator currents which can be summed in one node.
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Out
Out
In In
VLO
VLO
VP
VP
Figure 4.3: FFSFR with Self-Assembly electrodes and internal routing
Figure 4.4: First 8 modes of an FFSFR
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Clamped-pinned 
(CP) beams
Free-Free(FF) 
beam - 1st mode
Clamped-pinned 
(CP) beams
Free-Free(FF) 
beam - 2nd mode
Figure 4.5: Schematic overview of the two ﬁrst modes of the FFSFR
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(c) M1 tether
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Figure 4.6: Mode shapes M1 and M2 for the FFSFR and its tether beams
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The ﬁrst 8 modes of the FFSFR are shown in Fig. 4.4. The ﬁrst and seventh
mode (m1 and m7) are the only modes that are excited electrically. The ﬁrst and
seventh mode in Fig. 4.4 are referred to as the ﬁrst and second detectable (and
operative) mode of the FFSFR, designated as M1 and M2. A schematic view of
the two ﬁrst modes of the FFSFR is shown in Fig. 4.5. Simulated and analytic
mode shapes for the FFSFR and its associated tether beams are shown in Fig. 4.6.
These mode shapes show the relative displacement of the resonator and its tether
beams as a function of the length. For the tether beam, the left side is the anchor
and the right side is the pinned end, similar to Fig. 4.2.
The second SFR type, the Clamped-Clamped Square-Frame Resonator (CCSFR)
is shown in Fig. 4.7. Four Clamped-Clamped resonators are connected together
at the anchoring points, creating a square-frame composite resonator with tether
beams to the anchoring (”clamped”) locations.
Single Clamped-Clamped 
resonator
Tether beam
Length “L”
Width “W”
Tether length 
“Lte”
Tether width “Wte”
Figure 4.7: Clamped-Clamped Square-Frame Resonator top view
As seen in Fig. 4.8, the CCSFR has two operative modes where the ﬁrst
mode follows a Pinned-Pinned boundary condition and the second mode follows a
Clamped-Clamped boundary condition. This is a special case where one and the
same composite resonator can lead to two diﬀerent modes for the same physical
structure. The CCSFR is, of course, designed to operate at both of its two modes
due to a speciﬁed length of the tether beams which operate at the λ/4 of the
resonance frequency for a Clamped-Clamped beam case. The CCSFR is optimally
designed for the second mode, and the Pinned-Pinned mode (which is the ﬁrst
mode) is still stimulated with almost the desired resonator stiﬀness. The simulated
and analytical mode shapes for the CCSFR and its attached tether beams are
shown in Fig. 4.9.
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Clamped-pinned 
(CP) beams
90° corner
Pinned-pinned 
(PP) beam
(for this mode)
Clamped-Clamped 
(CC) beam
(for this mode)
No torsional
bending of beams
Figure 4.8: Schematic overview of the two ﬁrst modes of the CCSFR
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(a) M1 CCSFR
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(b) M2 CCSFR
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(c) M1 tether
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Figure 4.9: Mode shapes M1 and M2 for the CCSFR and its tether beams
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4.1.2 The Parallel-Plate Tuning Fork
The other composite resonator type is the Parallel-Plate Tuning Fork (PPTF).
Unlike the FFSFR and CCSFR, the PPTF is not driven from two sides but will
resonate back and forth with one input and one output terminal. The PPTF has
its input and output clearly separated in a similar fashion as the other SFRs. The
operational mode of the PPTF will depend on the spring stiﬀness as the device
will resonate at two distinct frequencies.
Frame length
Frame width
Cantilever length
Cantilever width
Figure 4.10: Parallel-Plate Tuning Fork overview
A top view of the PPTF is shown in Fig. 4.10. The blue rectangles are the
input (left) and output (right) electrodes. For the ﬁrst mode (M1), the PPTF
operates as a large “Clamped-Clamped” resonator where the two cantilever beams
make up the “CC-beam” the and the square frame in the middle results in an extra
mass. The second mode (M2) of the PPTF can be regarded as a proper tuning fork
behavior where the “Frame width” and “Frame length” will dictate the resonance
frequency. These two frequency modes are clearly spaced apart and it is possible
to route the device internally to have two internal terminals of the PPTF (i.e. VLO
on the input side and VP at the output side). A schematic view of M1 and M2 for
the PPTF is seen in Fig. 4.11.
50
4.1. COMPOSITE RESONATOR MODELING
Clamped-Clamped
beam with extra
mass - 1st mode
Tuning Fork 
beam behavior - 
2nd mode
Figure 4.11: Schematic overview of the two ﬁrst modes of the PPTF
The following list is a summary of the operation of the three diﬀerent composite
resonators, each operated with two modes M1 and M2.
• FFSFR - M1: Normal 1st mode Free-Free, βN = 4.73004074
• FFSFR - M2: Normal 2nd mode Free-Free, βN = 7.85320462
• CCSFR - M1: Pinned Pinned mode, βN = π
• CCSFR - M2: Clamped-Clamped mode, βN = 4.73004074
• PPTF - M1: Clamped-Clamped mode + square frame mass, βN = 4.73004074
• PPTF - M2: Tuning fork mode, βN = 4.73004074
The FFSFR and CCSFR both follow the normal resonance frequency equation:
f0,nom = κ
β2N
4π
√
3
√
E
ρ
W
L2
M1 of the PPTF, however, follows a slightly diﬀerent resonance equation:
f0 =
1
2π
√
kCC
mCC +msquare
(4.2)
The kCC and mCC are based on geometry of the long and thin anchoring beams.
msquare is the mass of the square-frame in the middle. M2 of the PPTF follows the
normal resonance frequency equation with the length and width of the beams in
the middle dictating the frequency. FEM (Finite Element Method) simulations of
two mode shapes for these three composite resonator types are shown in Fig. 4.12.
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(a) M1 FFSFR (b) M2 FFSFR
(c) M1 CCSFR (d) M2 CCSFR
(e) M1 PPTF (f) M2 PPTF
Figure 4.12: FEM simulated mode shapes M1 and M2 for the FFSFR, CCSFR and PPTF
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4.1.3 Electromechanical equivalent circuit
The composite resonators presented in section 4.1 follows an electromechanical
equivalent representation, similar to the one presented in Fig. 3.4 (chapter 3.2).
The FFSFR and CCSFR have two input and two output terminals, thus the
schematic representation is split into two branches:
lz1 cz1 rz1 out : 11 : in
+
-
CPVRF
lz2 cz2 rz2 out : 11 : in
+
-
+
-
Figure 4.13: Electromechanical schematic for an SFR
CP is parasitic capacitance from the resonator and the routing. There are two
branches with transformers as shown in Fig. 4.13. The branches are represented
with two transformers to deﬁne the two terminals. lzn, czn and rzn are without
transformers. The lcr and the electromechanical coupling coeﬃcients are given by
lzn = meff (4.3)
czn =
1
k
(4.4)
rzn =
k
ω0Q
(4.5)
ηin = VLO
dCin
dz
(4.6)
ηout = VP
dCout
dz
(4.7)
As seen in Fig. 4.13, the transformer is clearly split into ηin and ηout to designate
the diﬀerent ports of the resonator. The ηin can be connected to a Local Oscillator
(LO) signal for a mixer-ﬁlter or a DC voltage (V ′P ) for ﬁltering. Using the input
and output transformers with lcr equations above results in
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Lzn =
meff
ηinηout
(4.8)
Czn =
ηinηout
k
(4.9)
Rzn =
k
ω0Qηinηout
(4.10)
where n depends on the branch. The SFR has the same ﬁltering characteristics
as earlier. Slight diﬀerences in k and meff as well as the input and output termi-
nals may lead to a change in resonance frequency and resonator motional current.
Variations in these parameters can be utilized as an advantage as will be explained
later. The PPTF composite resonator has only one branch as it is a one-terminal,
two-port device and follows the same electromechanical schematic in Fig. 3.4
4.2 Coupling techniques
This section will go through two diﬀerent coupling techniques: Coupling resonators
electrically or mechanically. The ﬁrst method will present examples and results
from my exchange stay at Carnegie Mellon University, Pittsburgh 2009–2010.1
4.2.1 Electrical summation
i(out)
Resonator 1
Resonator 2
Resonator 3
Resonator N
i(out) =
i(Resonator 1) +
i(Resonator 2) +
i(Resonator 3) +
i(Resonator N)
VRF
          VP
          VLO
Figure 4.14: Schematic of identically summed resonators
The principle of electrical summing of resonators is shown in Fig. 4.14. This
is an array of ideally identical resonators which will add multiple currents to a
common node where the currents are summed together. This requires that the
1Figures and graphs in section 4.2.1 are reproduced by permission from Gary Fedder, CMU
54
4.2. COUPLING TECHNIQUES
resonators are at exactly the same frequency. A variation of kHz in f0 for resonators
in the MHz area results in a larger bandwidth and not an increase of the throughput.
This observation leads to the natural expansion of this electrical summing principle:
A matrix of resonators to sum currents at various frequencies. With a matrix of
identical resonators, it is also possible to select the resonators with the exact same
resonance frequency to sum currents to get an increased throughput. The ﬁlter
order, however, remains the same – in this case a second order FFSFR ﬁlter array.
i(out)
L(1)=L+L
L(2)=L+2L
L(3)=L+3L
L(N)=L+NL
VRF
Column 1 Column 2 Column M
Row 1
Row 2
Row 3
Row N
Figure 4.15: Resonator array with intended length shift for an increased bandwidth
The principle of summing the resonators can be expanded to make a larger ﬁlter
bandwidth, or even better; a controllable bandwidth! This can be seen in Fig. 4.15
where the columns are identical while the rows consists of resonators with varied
lengths. This will make it possible to pick and choose resonators to control both
the bandwidth and the total gain of the ﬁlter. A proposed system schematic for
electrical summing is seen in Fig. 4.16.
VLO
850 MHz
ADC
N
MEMS 
resonator array
RF Local 
Oscillator
VFB
N×
VPo
φ
oscillator phase select
VRF
VPi
ix
10 MHz – 11.23 MHz
1.23 MHz
µcontrollerVo
Figure 4.16: Proposed system schematic for the Self-Healing MEMS project at CMU
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Figure 4.17: Filter response from a 128 resonator FFSFR array
Results from a summed ﬁlter is shown in Fig. 4.17. These are NODAS simula-
tions (Verilog-A beam models at Carnegie Mellon University) which shows an array
of 128 resonators with a slight shift in beam lengths in order to vary the resonance
frequency and therefore to create a 1 MHz bandwidth going from 10 MHz to 11.23
MHz. As can be seen from this, there is a drop in the middle of the passband and
more gain at the ﬁlter ends.
(a) Identical resonators per bin (b) Less resonators at the edges
Figure 4.18: Improved ﬁlter band with varied amount of resonators per bin
The ﬁlter output drop was investigated and it was found that the cause was
that the ﬁlter total 180 degree phase shift was not completely linear towards the
middle of the passband. By adding more resonators in the middle compared to the
edges, the phase shift for these becomes stronger as can be seen in Fig. 4.18.
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Figure 4.19: Zoom of ideal matlab ﬁlter with adjusted resonators per bin
A closeup of the ﬁlter with the number of resonators per frequency bin (bin
being a set of identical resonators for that particular frequency) is seen in Fig. 4.19.
From this it can be seen that the phase shift is becoming more linear throughout
the total bandwidth of the ﬁlter where the green line is the complete theoretical
linear phase shift.
VRF
IOUT
VLO
VP
8:1 DEMUX
(Latch RAM)
A2 A1 A0
(IN 3BIT)
ALD 3BIT
Figure 4.20: Using a DEMUX to couple in and out electrically summed resonators
Another example of electrically summed resonators is seen in Fig. 4.20. This
example uses a multiplexer to select which PPTF resonators to use in an array.
The resonators share a common VP and the 8:1 DEMUX selects which resonators
receives the VLO. The multiplexer must be designed to be able to handle the VLO
which is a high-frequency signal. For ﬁlters, VLO can be replaced by a V ′P which is
lower than VP in order to comply with transistors voltages.
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Average [MHz] Standard deviation [kHz]
Mismatch 10.0002 20.411
Process 10.0151 348.344
Process & mismatch 10.0097 364.287
Table 4.1: Simulated mismatch and process variation example of a 10 MHz resonator
As can be seen in Table 4.1, a statistical simulation on a 10 MHz FFSFR has
been performed. The resonator has been implemented in Verilog-A code, taking
into consideration possible deviations in the geometry and the undercut etch both
locally and a globally. These models make it possible to perform Monte Carlo simu-
lations of the CMOS-MEMS resonators. It can be seen that the process mismatch
contributes to the most variation, showing that the center frequency of the res-
onator varies greatly. However, it should be mentioned that this variation depends
on the complexity of the resonator geometry. As can be seen from this example of
electrical summing, the process variations can be utilized as an advantage to make
ﬁlters with controlled bandwidth and throughput.
4.2.2 Mechanical summation
The other coupling technique is by mechanically coupling (sum) resonators to-
gether. Depending on how the resonators are coupled together, this can increase
the order of the ﬁlter as shown in Fig. 4.21a). Mechanically coupled resonators
will also have a statistical spread, as was mentioned in section 4.2.1. By designing
the resonator to have a slightly larger resonance frequency than desired, it is then
possible to use VP to reduce the frequency of the resonator to the desired level.
By doing this, it is possible to circumvent the statistical variation of the resonance
frequency and to control a higher order ﬁlter with an adjustable bandwidth.
Frequency
Amplitude 2nd order
4th order
(a) 2nd and 4th order ﬁlter
Frequency
Amplitude Normal response
Terminated ﬁlter
(b) Terminated ﬁlter
Figure 4.21: Filter responses and ﬁlter termination
The 2nd and 4th order ﬁlter in Fig. 4.21(a) are of an unterminated type.
That is, there is a ripple within the passband which is larger than 0.5–1 dB. In
Fig. 4.21(b) a 4th order ﬁlter with and without termination is demonstrated. By
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Figure 4.22: Filter and phase response of a mechanical 4th order ﬁlter
including resistors at the input and output stage of the ﬁlter, it is possible to
attenuate and reduce the ripple [22]. Depending on the ﬁlter type (i.e. Chebyshev,
Butterworth) and the ﬁlter speciﬁcations, the total Insertion Loss (IL) of the ﬁlter
should be as low as possible.
As was seen for the electrically summed resonators, there is a correlation be-
tween the Q-factor and the phase, this is demonstrated in Fig. 4.22 where the
Q-factor is increased from 50 to 2000. If the Q-factor of the individual resonator
is large enough, the need for terminating the ﬁlter becomes more obvious. A 4th
order ﬁlter will have two resonant modes which will create a larger bandwidth than
the individual resonators:
BW = f2 − f1 (4.11)
Qfilter =
fc
BW
(4.12)
Eq. 4.11 and 4.12 above describes the ﬁlter relationships. f1 and f2 are two distinct
modes which creates a ﬁlter bandwidth by subtraction. It is important to point
out that the f1 is a frequency which is -3dB prior to the ﬁrst mode M1 and f2 is
a frequency is the -3dB past the second mode M2. The center frequency fc of the
ﬁlter is deﬁned as the frequency between the two modes M1 and M2.
f1 =
1
2π
√
k
meff
, f2 =
1
2π
√
k + kc
meff
(4.13)
The two frequencies f1 and f2 are described analytically in eq. 4.13. f1 is simply
the stiﬀness divided the eﬀective mass of the resonator. The second frequency
f2 leads to an increased total spring stiﬀness of the total resonating device. The
coupling beam is considered as an ideal mass-less component, thus only introducing
additional spring stiﬀness.
59
CHAPTER 4. COMPOSITE RESONATOR STRUCTURES
4.3 Mechanically coupled composite resonators
The description of mechanically coupled resonators in section 4.2.2 was in a sim-
pliﬁed sense. By coupling two resonators together, the acoustic network of the
resonators is expanded with an acoustic network for the coupling beam. Depend-
ing on the chosen dimensions for the coupling beam, the acoustic network for the
coupling beam becomes a T-network with capacitors or a T-network with inductors
and a capacitor as shown in Fig. 4.23:
f2kc
Acoustic network (λ/8):
f1
mc mc
z1 z2
f2kc
Acoustic network (λ/4):
f1
-kc -kc
z1 z2
f1,z1
f2,z2
(resonators in phase) (resonators out of phase)
f1,z1
Lc
Wc
f2,z2
45° coupling beam:
Figure 4.23: The coupling beam and its acoustic network schematic
The bottom left part of Fig. 4.23 shows that if the coupling beam is designed
to be four times the operational frequency of the resonators, it will follow a λ/4
operational mode. This is possible by choosing the width Wc and the length Lc of
the coupling beam so that fc = 4f0. Similarly, if the coupling beam is designed
to be eight times f0 of the resonators, it follows a λ/8 mode. The SFRs in this
work are designed for λ/4 while the PPTF is designed for λ/8. This section will go
into the depth of mechanically coupling the SFR and PPTF resonators together in
order to make higher order ﬁlters.
The top part of Fig. 4.23 shows the two phases which occurs for the coupling
beam when two resonators are connected together. The in-phase mode results in
a two nodal locations for the coupling beam while the out-of-phase mode results
in three nodal locations. By analyzing the acoustic network of the coupling beam
for resonators that vibrate in phase it is possible to ﬁnd the mechanical impedance
Zc of the coupling beam [52, 53]. Zc is given by the force (eﬀort) divided by the
velocity (ﬂow):
Zc =
f1
z˙1
= −EIcα
3H6
jωL3cH3
(4.14)
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Ic is the area moment of inertia and Lc is the length of the coupling beam. α, Ic,
H3 and H6 are given by
α = Lc(
ρWcHcω
2
EIc
)0.25 (4.15)
Ic =
HcW
3
c
12
(4.16)
H3 = cosh(α)cos(α)− 1 (4.17)
H6 = sinh(α)cos(α) + cosh(α)sin(α) (4.18)
The mechanical coupling beam stiﬀness when the resonators are vibrating in phase
is given by
kc1 = −EIcα
3H6
L3cH3
(4.19)
Likewise, the mechanical impedance for the coupling beams when two coupled
resonators are out of phase is given by
Zc =
f2
z2
= −EIcα
3H7
jωL3cH3
(4.20)
where H7 is given by
H7 = sin(α) + sinh(α) (4.21)
For the case of two resonators vibrating out of phase the mechanical spring stiﬀness
of the coupling beam is given by
kc2 = −EIcα
3H7
L3cH3
(4.22)
From these two cases it is possible to derive the spring stiﬀness of the coupling
beam, depending on the desired usage. By setting H6 = 0 and solving for Lc it is
possible to ﬁnd the values for kc1 and kc2. A quarter-wavelength of the operating
frequency results in the following coupling beam stiﬀnesses
kc1 = 0 (4.23)
kc2 =
EIcα
3(sin(α) + sinh(α))
L3c(cos(α)cosh(α)− 1)
(4.24)
From this analysis, kc1 for the ﬁrst mode does not contribute to a change in the
ﬁlter frequency while kc2 eﬀectively adds to the original f0 for one resonator. This
analysis is valid for the FFSFR and CCSFR. As was done with the tether beam,
a λ/4 dimensioning of the coupling beam leads to an equation deﬁning the length
of the coupling beam as seen in eq. 4.25. In eq. 4.25, the βc deﬁnes the mode
of operation for the coupling beam and varies depending on beam bending of the
composite resonator.
L2c =
1
4
(
βc
βN
)2
Wc
W
L2 (4.25)
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Resonator 1
Resonator 2
Coupling beam
width “Wc”
Coupling beam
length “Lc”
Coupling beam
Figure 4.24: A 4th order FFSFR ﬁlter with a coupling beam
Two FFSFRs connected together with a coupling beam are demonstrated in Fig.
4.24. Fig. 4.25 shows an electromechanical schematic for Square-Framed resonators
which is the same for both the FFSFR and the CCSFR. The λ/4 coupling beam
is included with transformers as given in eq. 4.26. ηcij is the electromechanical
coupling coeﬃcient for the coupling beam and depends on resonator i and terminal
j. ηcij is related to the coupling beam stiﬀness kc divided by the stiﬀness k:
ηcij =
√
kc
k
(4.26)
lza cza rza 1 : ηac1 : ηa1
cc
VRF+
VRF-
1 : ηa2
CP
-cc -cc ηbc : 1 lzb czb rzb ηb1 : 1
VOUT+
VOUT-
ηb2 : 1
CP
Figure 4.25: Electromechanical schematic for two SFRs connected as a higher order ﬁlter
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Purely mechanical
signal processing for
the middle
resonator
Not connected
Not connected
Non-conductive
Non-conductive
In(+)
In(+)
Out(+)
Out(+)
In(-) In(-)
Out(-)
Out(-)
VP
VP
Figure 4.26: A 6th order FFSFR ﬁlter with coupling beams
Fig. 4.26 shows an example of three FFSFRs connected together with two
coupling beams. The resonator in the middle does not have its electrode terminals
connected, thus only the input and output resonators perform stimulation and
detection of signals. Terminals for the diﬀerential drive are shown in Fig. 4.26.
FEM simulations of two mechanically connected FFSFRs are shown in Fig.
4.27. These plots are exaggerated in order to illustrate bending behavior where
M1 is out of phase and M2 is in-phase. Fig. 4.28 shows the modal analysis for
three mechanically coupled FFSFRs. For M1, the input and output resonator are
in-phase while the middle resonator is out-of-phase. For M2, the input and output
resonator are out-of-phase. Finally M3 shows that all three resonators are in-phase.
Figure 4.27: 2-FFSFR and its two modes
Figure 4.28: 3-FFSFR and its three modes
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ηa-to-b
cbc
a b c
ηb-to-cηin ηout
cab
VRF+
VRF-
VOUT+
VOUT-
Figure 4.29: Electromechanical schematic for three SFRs connected as a 6th order ﬁlter
A ﬁlter schematic of a 6th order FFSFR or CCSFR is shown in Fig. 4.29. The
electromechanical schematic in Fig. 4.29 and Fig. 4.25 has merged the lcr from
the two terminals into one common lcr for simplicity.
FEM simulations for two mechanically coupled resonators for the CCSFR and
the PPTF are demonstrated in Fig. 4.30. Fig. 4.31 shows an electromechanical
schematic for two PPTF resonators connected together with a coupling beam. A
top view of all three composite resonator types is shown in Fig. 4.32 where dark
colors are parts that do not move while light parts have maximum displacement.
(a) CCSFR
(b) PPTF
Figure 4.30: M1 and M2 for mechanically coupled CCSFR and PPTF
lza cza rza 1 : ηac1 : ηa1
cc
VRF
lc lc ηbc : 1 lzb czb rzb ηb1 : 1
VOUTCP
Figure 4.31: Electromechanical schematic for two PPTF connected as a higher order ﬁlter
The V-shaped coupling beam of the PPTF follows a special design case of λ/8.
This means that the mass of the coupling beam must be taken into consideration.
64
4.3. MECHANICALLY COUPLED COMPOSITE RESONATORS
(a) FFSFR
(b) CCSFR
(c) PPTF
Figure 4.32: Top view of mechanically coupled FFSFR, CCSFR and PPTF
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The coupling beam stiﬀness is inversely proportional to cc while the coupling beam
mass is proportional to lc in the acoustic T-network. Eq. 4.27 deﬁnes this relation-
ship where the mass is multiplied by 2 due to the two 45 degree beams connected
together creating a V-shape [52]:
cc =
1
kc
=
2
EHc
(
Lc
Wc
)3
(4.27)
lc = mc = 2ρHcWcLc (4.28)
With the electromechanical equivalents for the FFSFR, CCSFR and PPTF
described, the remaining component which needs to be described is the termination
resistor RQi. As was shown in Fig. 4.21b), the introduction of termination resistors
will reduce the ripple in the passband. Eq. 4.29 shows termination resistor RQi
being related to the motional impedance Rz, the resonator Q-factor, the ﬁlter Q-
factor, a ﬁlter mode constant qi and the number of terminals n. It is obvious from
this equation that designing for a low Rz is important. Trying to reduce Rz will at
some point reach a limit due to process constraints or non-linearities. RQi can be
decreased by increasing the number of terminals instead of trying to reduce Rz.
RQi =
Rz
2n
(
Q
qiQfilter
− 1
)
(4.29)
As can be seen from the ﬁgures presented in this section, the composite res-
onators present certain layout challenges with regard to feedthrough between ter-
minals, including space requirements in order to use self-assembly beams to make
small gaps. These layout considerations are discussed in section 4.4.
4.4 CMOS-MEMS layout considerations
There are important aspects to take into considerations when making MEMS res-
onators. For instance, the feedthrough between the input and output of the res-
onator should be as low as possible. Due to the complexity of the FFSFR and
CCSFR, there are parts where routing of one signal crosses the other. In addition
to this, any parasitics from the output of the resonator will add to any follow-
ing ampliﬁer. Designing for low feedthrough and small parasitic capacitance is of
importance.
An example of how to reduce the parasitic capacitance is shown in Fig. 4.33.
This example is taken from a 90 nm CMOS process where a signal layer has almost
equal distance between the silicon and any top metal layer (which protects against
the etch). The top metal layer will be grounded, as is the silicon beneath. This is
because CMOS foundry rules does not allow ﬂoating layers (except dummy layers).
Having the signal layer equally spaced to ground will reduce the total capacitance
added to the signal layer.
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Figure 4.33: Schematic of how to to position a signal layer to reduce parasitics
Fig. 4.34 shows the input signal (VRF ) as a vertical line which at some point
crosses another line which is the motional current (Iout) out from the resonator.
Feedthrough between input and output of a resonator is very critical for the ﬁlter
performance. For most of the path, both signals are routed in the middle signal
layer. Closer to the crossing point one of the signals is routed to a diﬀerent level
so the input and output signal layers do not short-circuit each other. In addition
to that, a grounded metal layer is placed between the two signals. This leads to a
drastic reduction of input to output capacitance, which is extremely important for
the ﬁlter characteristics.
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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IOUT VRF
Figure 4.34: Layout overview showing a piece of metal to protect from feedthrough
Capacitive feedthrough is shown in eq. 4.30 [54]. From this it is evident that if
CF is large, there will be a substantial current leakage proportional to the frequency
through the device. It is possible to reduce feedthrough by the addition of feedback
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compensation circuitry [55]. By reducing the capacitive feedthrough, the signal
only passes the ﬁlter and does not pass through CF .
ifeedthrough = VacωCF (4.30)
6 6.5 7 7.5 8 8.5 9
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Cfeedthrough=1aF
Cfeedthrough=100aF
Figure 4.35: Simulation of an FFSFR with and without feedthrough
This feedthrough eﬀect is more clearly demonstrated in Fig. 4.35. The feedthrough
will cause a major impact on the output response of the ﬁlter. A capacitive
feedthrough of 100 aF is enough to make the output voltage increase linearly with
frequency because of the coupling capacitor. Feedthrough capacitances calculated
in this thesis have been limited to tenths of aF after introducing these types of
layout “shields” as shown in Fig. 4.34. Parasitic capacitance to ground is also
important: The routing capacitance, CP , from the output of the resonator to the
ampliﬁer is simulated and calculated to be about 10 fF:
CP (route,SA−to−SA) = 2(ε0εr0.1μ325μ/2.135μ) = 2.7fF
CP (route,SA−to−amp) = 2(ε0εr0.1μ175μ/2.135μ) = 730aF
CP (SA,air−to−sidewall) = 2(ε00.1μ220μ/1.5μ) = 1fF
CP (amplifier) = 5fF
CP (total) ≈ 10fF
This is an example where the layout has been implemented from one of the chip
tapeouts. The SA-to-SA parasitics consist of the routing from two self-assembly
beams until they join the same electrical path. The SA-to-amp parts are the
remaining routing from that point to where the ampliﬁer is located. The air-to-
sidewall parts are capacitances which occurs from the sidewalls in the open etched
areas and the CP (amplifier) is the assumed input capacitance from the gate-source
capacitance of the input transistor of the ampliﬁer. Cadence simulations have
been performed as well, and the capacitance has been calculated to be close to the
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theoretical values. However, Cadence does not “understand” the part of the MEMS
structure which is released and which may lead to diﬀerent parasitics than what
Cadence can calculate. Therefore a crude manual estimation is performed, leading
to an assumed worst case parasitics of 15–25 fF. This means that the ampliﬁer
must be able to drive at least 15–25 fF of input capacitance. Layout of dimensions
and internal routing of a Self-Assembly beam is demonstrated in Fig. 4.36 and Fig.
4.37.
4μm
0.6μn
1.2μn
16.5μm
Res-to-elec
is 1.7μm
Limit stop distance
1.5μm
Two-turn SA
75μm
Figure 4.36: SA electrode layout
Cut-in of
limit-stop to
avoid short-circuitGND
GND
SIGNAL
Figure 4.37: SA layout, showing the details of the limit stops
Since the SA electrodes move after being etched and released, a cut-in of the
sidewall has been made. This causes the SA structure to not hit the sidewall and
only hits the limit stops instead as seen in Fig. 4.38. Another detail of the SA
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Cut-in of SA
to avoid
short-circuit
GND
Figure 4.38: Sidewall cut-in to avoid short-circuit
Cut-in to avoid
short-circuit
GND
Figure 4.39: Details of the anchoring of the SA electrode
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electrode is seen in Fig. 4.39. All of the metal layers are used to route the signal
internally in the SA electrode, therefore a cut-in “metal bridge” is used to not
short-circuit the signal with the large grounded metal plane.
VRF IOUT
VLO VP
-
+CP
%&
VOUT
CF
Top metal layer
(grounded shield)
CP
OutOut
In
In
CF
CF
Figure 4.40: Feedthrough and ground parasitics example
The examples from the layout considerations for CMOS-MEMS resonators are
demonstrated by showing the layout with the schematic as seen in Fig. 4.40.
The input to output feedthrough capacitance CF is related to the FFSFR layout
including self-assembly electrodes. From the layout it can be seen that the south
and west SA electrodes create a feedthrough from input to output, as does the
north and east SA electrodes. As was explained with Fig. 4.34, a grounded metal
layer between the signals can be included to signiﬁcantly reduce the feedthrough
parasitics. The CP in Fig. 4.40 shows that the sidewall along the SA electrode
adds parasitics to ground. By putting the signal layer as a sandwich between a
top layer (which is used the mask against the etch) and the bottom layer (silicon
level), the signal-to-ground parasitic CP can be greatly reduced as shown in Fig.
4.33.
It is important to have a clever layout methodology for CMOS-MEMS res-
onators in order to have low parasitics to ground (CP ) and as low input-to-output
capacitive feedthrough (CF ) as possible. This chapter showed the modeling of com-
posite resonators. When coupling resonators together some considerations must be
done for the layout of these devices. These devices can now be put into a larger
context and chapter 5 shows CMOS-MEMS implementations done in this PhD
thesis.
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Chapter 5
CMOS-MEMS implementations
B asic CMOS-MEMS resonators and composite resonator types can be inter-faced to ampliﬁers in various CMOS processes. The ﬁltering capabilities of
each resonator and composite resonator type will have certain advantages which
can be utilized in diﬀerent forms in combination with CMOS circuitry.
This chapter shows implemented CMOS-MEMS designs such as soft tunable
resonators used as VCOs, low-noise ampliﬁer designs and composite resonators as
ﬁlters and mixer-ﬁlters with associated circuitry for voltage-to-voltage conversion.
The results from these implementations are evaluated and discussed.
5.1 Simulation techniques
Modeling and simulation of MEMS resonators are challenging and critical for
CMOS-MEMS design. Electrical engineers with the knowledge of CMOS circuit
design are typically not familiar with mechanical beam models where knowledge
of physics and mechanics is important. By including ﬁltering components on-chip,
there is less need for oﬀ-chip engineering and instead an increased need for un-
derstanding of the mechanical domain of the resonators. For CMOS-MEMS to be
successful, proper resonator models which can be directly used in regular CMOS
CAD (Computer Aided Design) software are important.
FEM tools are typically used to design and model MEMS devices as they are
based on detailed node-to-node simulation techniques; a beam is meshed with a
large density of nodes. Using FEM tools to design and analyze MEMS structures
is important, however it is a very time consuming design methodology. Alterna-
tive semi-FEM tools have appeared in order to simplify simulation time and to
be able to simulate (co-simulate) this in CMOS CAD. SUGAR from University of
California, Berkeley [56] uses Matlab algorithms of three-dimensional mechanical
structures and electrical circuits. Another example is NODAS from Carnegie Mel-
lon University, Pittsburgh, which is based on a Verilog-A code [57]. This Verilog-A
code is also based on three-dimensional mechanical beam models, and the Verilog-A
code can very easily be used with CAD software.
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As these nodal simulation tools become more readily available and integrated
with CMOS CAD software from Mentor Graphics or Cadence, it becomes easier for
designers to make MEMS structures combined with CMOS circuitry and to perform
co-simulation of CMOS and MEMS. It should be mentioned that Coventor has an
oﬃcial add-on software for Cadence with the name “MEMS+” which is based on
Verilog-A code similar to the one used at CMU [58].
CW (simple mesh)  f0, k,meff  Compare /w Matlab

CMOS co-simulation CW (detailed mesh) Adjust design
Figure 5.1: CoventorWare and analytic (Matlab) design methodology ﬂow chart
A proposed design methodology using CoventorWare (CW) is shown in Fig.
5.1. Some of the simulation results in this thesis are based on NODAS Verilog-A
simulations performed during an exchange stay at CMU. However, most simulations
are based on a combination of CoventorWare and Matlab as shown in Fig. 5.1. Pure
analytical equations become too coarse-grain. The results from CW and Matlab
have then been ported to Cadence by using LCR equivalents and transformers as
was shown in chapter 3 and 4. This has been done because CoventorWare is not
able to model the beam as an electromechanical LCR equivalent which then can
be directly used for simulation together with CMOS circuitry. Using results from
CW and Matlab in Cadence has enabled co-simulation of CMOS and MEMS in
order to get more realistic simulation results.
5.2 Tuneable MEMS VCO for A/D converter
This section describes an implementation of soft tuneable resonators combined
with A/D (Analog-to-Digital) circuitry in a 90 nm STM CMOS process. The
reason for this implementation was two-folded: It served as a purpose to investigate
the possibility of going from coarse-grain CMOS processes to ﬁne-pitch CMOS
processes as well as expanding A/D design methodology with MEMS. The result
from this implementation gave the possibility of implementing MEMS in a diﬀerent
90 nm process later on. The work in this section is a result of a cooperation with
PhD student Jørgen Andreas Michaelsen resulting in a tapeout, a book chapter [7]
and a publication [8].
5.2.1 System idea
A Frequency ΔΣ Modulator (FDSM) based converter is used to convert frequency
modulated (FM) signals to a quantized and discrete bitstream. Quantization
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noise is shaped away from the signal band as a part of the FDSM. As a result,
a Frequency-to-Digital (F/D) conversion takes place. The input FM signal is
xfm(t) = cos[θ(t)] where the θ(t) is given by
θ(t) = 2π
∫ t
0
fc + fdx(τ)dτ (5.1)
fd is the maximum deviation from the carrier and fc is the carrier frequency. The
relationship between xfm and the digital output y is shown in Fig. 5.2:
Q
CK
D Q
CK
D y1D
xfm
Clk
Figure 5.2: First order, single-bit FDSM using two DFFs and an XOR port
The time varying FM signal xfm is converted to a digital bit signal as shown
in Fig. 5.2 by using two Digital Flip-Flops (DFF) and an XOR port. The result
is a digital bitstream y[n]. This is a simple implementation for a ﬁrst order FDSM
where the resolution for the converter is given by
SQNRdB = 20log10
(√
2fd
fs
)
− 10log10
(
π2
36
(
2fb
fs
)3)
(5.2)
where fs is the output bitrate and fb is the bandwidth of the input signal. fs/fc is
assumed to be orders of magnitude larger than 1.
x(t) Biasing MEMS Resonator Buﬀer FDSM y[n]
Figure 5.3: MEMS resonator and FDSM schematic
A schematic overview of the MEMS resonator and FDSM is seen in Fig. 5.3.
The biasing of the resonator is from a DC voltage, VP , which can be used to tune
the resonance frequency of the resonator. This frequency tuning of x(t) is detected
as a bitstream y[n] from the FDSM. By placing the resonator in a feedback loop
with an ampliﬁer and using VP to control the frequency, this results in a Voltage
Controlled Oscillator (VCO) circuit.
This thesis does not focus on the design of the FDSM, but concentrates on the
resonator and analog ampliﬁer design. More details about the FDSM are given in
[7]. Combining a MEMS VCO and an FDSM circuit demonstrates the feasibility
and possibilities that can be achieved when combining CMOS and MEMS. In order
to create a self-oscillating loop with the MEMS resonator, a sustaining ampliﬁer is
required as described in section 5.2.2.
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5.2.2 Sustaining ampliﬁer design
The conﬁguration of the resonator in a feedback loop including a sustaining am-
pliﬁer is shown in Fig. 5.4. From the feedback loop, one path goes to a buﬀer
and then to the FDSM. The clock for the FDSM is VCLK while the terminal which
tunes the frequency of the resonator is VP .
A
B
R
VP
FDSM
y[n]x(t)
VCLK
Figure 5.4: MEMS and ampliﬁer creating an oscillator loop
The sustaining ampliﬁer with its bias circuitry is shown in ﬁg. 5.5. A diode
connected nMOS transistor from the cascode current mirror conﬁguration sets a
ﬁxed voltage on the gate of the nMOS transistor between VO and VI , causing the
transistor to act as a high-impedance resistor. The input VI is routed to the source
of this feedback transistor as well as to the gate of an nMOS transistor (bottom
right transistor in Fig. 5.5) which acts as a Common-Source (CS) ampliﬁer. The
current mirror provides a bias current Id which controls the gain of the CS transistor
through the transconductance gm. The motional current from the resonator is
converted to a voltage at the output of the node VO.
BIAS
IBIAS
Sustaining
ampliﬁer
VOVI
Figure 5.5: Pierce ampliﬁer and belonging bias circuitry
In order to initiate and sustain oscillation, the feedback loop must have zero
degree (or n multiple of 360 degrees) phase shift from the start to the end of the
loop. In addition to this, the loop gain must be larger than one. The ampliﬁer
is designed to have a transimpedance gain ZTIA (gain given in Ω). ZTIA must be
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larger than Rz which is the impedance representing the resonator during resonance.
The gain of the ampliﬁer should not be too large or else the oscillator will start
oscillating with a damping factor which eventually turns it oﬀ again [59]. The
transistor dimensions in Table 5.1 show that the feedback transistor is small and
that the mirror and the CS transistor has a large W/L (transistor width over
transistor length) ratio in order to achieve a large gm.
nMOS pMOS
Width top left transistor [μm] - 0.75
Length top left transistor [nm] - 600
Width feedback transistor [nm] 150 -
Length feedback transistor [nm] 800 -
Width all other transistors [μm] 3.0 3.0
Length all other transistors [nm] 600 600
Table 5.1: STM 90 nm Pierce Oscillator circuit dimensions
The are two main challenges for CMOS-MEMS oscillators: Having a suﬃciently
large Q-factor and a small frequency drift. For oscillator applications it is possible
to reverse the polarity of VP in order to reduce frequency drift over time [60]. For
CMOS-MEMS resonators with a suﬃciently large Q-factor, it would be possible
to add compensation circuitry which would reverse the polarity of VP , making the
frequency stable over time and giving low phase noise at the same time. The
challenge, however, is to achieve adequate phase noise as the Q-factor for CMOS-
MEMS resonators (with metal-dielectric stack) is limited to values between 1000
and 2000.
5.2.3 Results from soft-tuneable resonator implementations
Resonators implemented in the STM 90 nm process are designed to have a relatively
low mechanical spring stiﬀness kr so that the electrical spring stiﬀness ke will reduce
the eﬀective spring stiﬀness k. It should be noted that non-linear terms become
more dominant for this type of soft beam design, which was explained in chapter
3.4. This limits the maximum motional current of the resonator. Instead of showing
this limit with respect to current, eq. 3.46 has been rearranged to demonstrate the
minimum achievable motional impedance
Rminz =
VI
ηω0zc
(5.3)
where VI is the input voltage shown in Fig. 5.5. This equation demonstrates that
η and zc can only have a certain value before the resonator output produces a
non-linear response, resulting in poor oscillator performance. This sets a design
goal for how much gain the sustaining ampliﬁer requires. If Rz is too large, the
circuit may never start oscillating. Unfortunately, for the resonators presented
here, the k was too small compared to ke, resulting in pull-in conditions of the
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beams instead. However, measurement results as well as results from analytical
modeling and simulations will be shown in this section.
In order to understand the stability of the resonance frequency, the phase-noise
of the system can be evaluated. Leeson’s equation models the phase-noise-to-carrier
ratio in an ideal oscillator:
L(Δf) = 10log
[
kBT
πEmaxstored
Q
f0
(
1 +
(
f0
2QΔf
)2)]
(5.4)
where kB is Boltzmann’s constant, T is the absolute temperature, Δf is the fre-
quency oﬀset and Emaxstored is the maximum energy stored (eq. 3.47). It is common
to relate eq. 5.4 to the power dissipated by the resonator (eq. 3.48), as well as
adding a buﬀer noise source from the following ampliﬁer after the resonator[41]:
L(Δω) = 2kBT
Pdissipated
(
ω0
2QΔω
)2
+
P bufferN
2Pdissipated
(5.5)
P bufferN is buﬀer noise from an ampliﬁer source. This value can be set to -155
dBm/
√
Hz (or vn = 4 nV/
√
Hz for a 50 Ω system). The phase noise is given by
an oﬀset in radial frequency ω. Investigating eq. 5.4 and 5.5, better energy storage
capacity or less power dissipation will improve the phase noise of the oscillator. 1/f
ﬂicker noise arising from 1/Δω2 will limit the performance of these systems
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Figure 5.6: Theoretical comparison of Phase Noise for diﬀerent resonator types
As can be seen in Fig. 5.6, the phase noise of the CMOS-MEMS cantilever beam
is not as good as the phase noise of Quartz or SOI Bulk-Acoustic resonators. This
shows that the phase noise for the cantilever beam is not good enough, mostly due
to the low energy storage capacity but also due to the low electrostatic coupling.
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   system design
    test resonators
    test structures
ESD pad
Extra edge
to prevent
etch and
for mechanical
support
MEMS pad
CMOS pad
Figure 5.7: SEM and layout of implemented chip
Figure 5.8: Cantilever beam with static electrode
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The right part of Fig. 5.7 is a layout view of the implemented chip while the
left part of Fig. 5.7 shows a SEM of the CMOS-MEMS processed chip. As can
be seen in the ﬁgure, various resonators have been implemented as cantilevers, a
CC-resonator and a PPTF. Input/output pads have been specially designed with
ESD protection as well as bare MEMS pads for VP voltages. The die and the pads
complied with the CMOS foundry rules, albeit it took a long time to make the
layout for this chip due to manual ﬁlling of dummy metal layers.
A SEM of a soft cantilever beam is seen in Fig. 5.8. An input and output
electrode with holes surround the resonator. The cantilever beam does not curl
with the same extent as the electrode frame surrounding the beam. The frame is
mechanically connected, but the input and output part of the electrode is sepa-
rated. Unfortunately, the beam is too much misaligned from its electrodes and the
resulting output current is too low to be properly detected by the ampliﬁer.
Another soft resonator implemented in this STM 90 nm tapeout is a CC res-
onator. The CC resonator including an SA electrode is seen in Fig. 5.9. This
particular CC resonator is a 1-port beam, thus requiring decoupling of the VP at
the output. A narrow gap between the resonator and the electrode is seen at the
left part of Fig. 5.9.
Narrow 200 
nm gap
Figure 5.9: Clamped-Clamped resonator with self-assembly electrode
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SA (in) SA (out)PPTF
Figure 5.10: Overview of a STM 90 nm PPTF
The third resonator type implemented is a PPTF as seen in Fig. 5.10. The
PPTF has input electrodes on the left side and output electrodes on the right
side. These electrodes consist of double-jointed SA electrodes in order to achieve
a large electrode area and design symmetry with less curling (both out-of-plane
and lateral curling). Fig. 5.11 shows a zoom in of the PPTF in order to see the
narrow gap between the SA electrode and the movable resonator. Table 5.2 shows
the implemented designs and their respective dimensions. The cantilever resonator
was designed as two versions with diﬀerent gap sizes. The dimension labels for the
PPTF in Table 5.2 are displayed in Fig. 4.10 on page 50. The thickness is roughly
3 μm for the metal-dielectric stack.
Cantilever CC-beam PPTF
Resonator length [μm] 100 100 LFRAME=100
LCANTILEV ER=50
Resonator width [μm] 1 1 WFRAME=2
WCANTILEV ER=1
Resonator thickness [μm] 3 3 3
Electrode length [μm] 100 100 100
Electrode gap [nm] 1200/1000 200 200
Table 5.2: STM 90 nm resonator dimensions
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Figure 5.11: A zoom of the PPTF to see the narrow electrode gaps
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The implementation of these resonators in this 90 nm process was the ﬁrst
attempt of using the 90 nm process, therefore the cantilever beams were imple-
mented without self-assembly beams to be on the “safe side”. The CC-resonator
and PPTF were designed to “push the technology edge”, and it turned out that
these resonators were successfully released with a gap of 200 nm.
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(d) D4 - CC
Figure 5.12: Simulation of f0 as a function of VP
Simulations using CW and analytical equations were calculated to model these
resonators. The Matlab script describing the resonators was reﬁned to take into
account the important non-linear terms which may aﬀect resonator performance.
The simulations took a long time due to a large mesh density. The non-linear terms
appearing from the FEM simulator was compared to analytical equations.
The frequency tuning range is demonstrated in Fig. 5.12. VP is increased and
f0 is reduced for these four resonator designs. The four designs are denoted as D1,
D2, D3 and D4. From the cantilever types, the D2 has the largest tuning range
because it has a static gap of 1000 nm. D3 and D4 are resonators with a gap of 200
nm (using SA electrodes) where the CC-resonator (D4) gives the largest tuning
range. The VP voltage used for the PPTF is rather low compared to the other
designs.
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An AC plot of the D1 to D4 can be seen in Fig. 5.13. The transimpedance
gain of the sustaining ampliﬁer allows for voltage to voltage conversion giving the
results in dB. Various voltages for VP have been chosen because they are not the
same for all resonators. A larger VP results in a reduced resonance frequency and
a larger throughput due to an increased motional current io.
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(b) D2 - Cantilever
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(c) D3 - PPTF
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(d) D4 - CC
Figure 5.13: Simulated AC plot showing the frequency tuning using VP
Fig. 5.14 shows measurements of a CC-beam from the STM90 nm run, compar-
ing results from before and after etching. Fig. 5.15 shows the same results, of the
derivative. For a maximum output the derivative is zero. The unetched measure-
ment showed a capacitive coupling of the CC-resonator as this is a 1-port topology.
This shows that feedthrough is a factor which will greatly aﬀect performance. The
released beam shows a larger throughput due to the smaller electrode gap. The
Q-factor of the resonator is rather low as this was measured in air.
A probed test of FDSM was performed as shown in Fig. 5.16. This was per-
formed before and after etching the dies to make sure that the CMOS circuitry
survived the post-CMOS etching process. The FDSM worked after etch as seen in
Fig. 5.16, although not properly stimulated for the setup. This showed that the
tapeout was successful with its special designed CMOS pads and pad ring.
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Figure 5.14: Feedthrough measurement for STM 90 CC-resonator
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Figure 5.15: Feedthrough measurement for STM 90 CC-resonator (the derivative)
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Before etch After etch
CLK
OUT
IN OUT
CLK
IN
Figure 5.16: Measurement setup and results for measuring before and after CMOS-MEMS
etch
The CC resonator has been designed to have a tuning-range of slightly more
than 20 kHz using VP from 0.5 V to 1.4 V. Potentially this results in a Signal-to-
Quantization-Noise ratio (SQNR) of 38 dB which is about 6 eﬀective bits. The
testing of the FDSM before and after post-CMOS processing was done with 1 V on
the ESD pads. The input of the FDSM was stimulated with 1 V at 10 kHz while
the CLK signal was applied with 1 V at 40 kHz. The output of the FDSM was
measured using an Agilent 54524A oscilloscope. Unfortunately, due to the beams
being too soft to allow for a tuning range, the Rz of the resonator was signiﬁcantly
larger than the transimpedance gain provided by the sustaining ampliﬁer, thus the
systems would not start to oscillate.
Table 5.3 shows the results of the implemented resonators. The cantilever col-
umn is from design D2 with a gap of 1000 nm. The tuning range is best for the
CC-beam while the PPTF shows the best percentage tuning range. The electrome-
chanical coupling coeﬃcient is best for the PPTF due to the large electrode area.
Cantilever CC-beam PPTF
Nominal resonance frequency [kHz] 66.63 424.73 102.84
Frequency tuning range [kHz] 10.4 27.35 7.12
Tunability in percentage [%] 5.00 6.43 6.92
Eﬀective spring stiﬀness [N/m] 0.074 4.74 4.30
Electromechanical coupling [nN/V] 8.19 35.24 55.34
Table 5.3: STM 90 nm resonator results
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5.3 Low-noise ampliﬁer design considerations
The previous section described a sustaining ampliﬁer consisting of a Common-
Source topology. That ampliﬁer was designed to provide a gain between 1–10 MΩ,
but was not really optimized for other important ampliﬁer parameters. There are
many speciﬁcations of an ampliﬁer that can be considered: Power consumption,
Total Harmonic Distortion (THD), slew rate, stable bias circuit, phase margins,
gain, bandwidth, noise and so forth. Research on ampliﬁer topologies for all of
these parameters (and more) can be a topic by itself. This work has a speciﬁc
focus on evaluating some ampliﬁer topologies and at the same time studying the
phase margins, gain, bandwidth and the ampliﬁer noise. The diﬀerent ampliﬁer
types studied in this thesis are:
• Common-Source ampliﬁer (STM 90 nm)
• Common-Gate, Common-Source, Common-Source, Source Follower (CG-CS-
CS-SF) in TSMC 0.35 μm (single transistor, 4 stages)
• Full diﬀerential ampliﬁer with common-mode feedback in TSMC 0.35 μm
• Class AB output buﬀer in TSMC 0.35 μm and 90 nm
• Diﬀerential-to-single-ended ampliﬁer in TSMC 90 nm
• Full diﬀerential folded cascode ampliﬁer in TSMC 90 nm
• Inverter ampliﬁer in TSMC 90 nm
In addition to this, the conversion method converting the motional current to
an output voltage can be evaluated. Some evaluations of these ampliﬁer implemen-
tations will be discussed.
5.3.1 Noise contributions
It is diﬃcult to measure noise levels, so the noise analysis is based on simulations.
From an analytical point of view, the following thermal noise contributions are the
most important ones:
En,C =
√
kT
C
(5.6)
En,R =
√
4kTRΔf (5.7)
En,M =
√
4kTγgm (5.8)
These three thermal noise contributions are given in V/
√
Hz. En,C is the ther-
mal noise from capacitive contributions, integrating noise over the band of interest.
En,R is thermal noise from resistors while En,M is thermal noise from transistors.
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There are other noise sources, such as ﬂicker noise, shot noise and popcorn noise
but for simplicity thermal noise is considered here as it contributes to most of the
noise. For transistors, γ depends on the length of the transistor and is 2/3 for
short channel transistors and up to 2 for coarse-grain processes with large transis-
tor lengths. The methodology for analytically deriving input referred noise is by
collecting all the noise terms at the output and dividing by the transimpedance
gain of the ampliﬁer. The end result is an input referred noise current:
I2N(in,tot) =
∫ f2
f1
I2N(in)df (5.9)
IN(in) is the input referred noise at one particular frequency. However, this noise
must be integrated over the band of interest. For micromechanical resonators,
f2 − f1 is equal to the bandwidth of the ﬁlter. This leads to the development of
the equation for Signal-to-Noise Ratio (SNR):
SNR = 20log10
(
io
IN(in,tot)
)
(5.10)
Eq. 5.10 shows that if the motional current is 10 times the noise, then the SNR
is 20 dB which is a target goal. That is, the resonator current should be designed
to be at least larger than 20 dB if possible. A general diﬀerential ampliﬁer is shown
in Fig. 5.17. This is an open-loop conﬁguration with no feedback element. The
current from the resonator goes through the parasitic capacitances Cp,in which
creates a voltage at that node which is then ampliﬁed through the open loop
gain. Capacitors at the output part of the TIA indicates parasitics which can
limit the bandwidth of the ampliﬁer. The parasitic capacitances Cp,in can be the
internal capacitances of the ampliﬁer (i.e. gate-source capacitance of an input
transistor), routing capacitances as well as any capacitance originated from the
MEMS resonator. The load capacitance (Cp,out) at the output is from the routing
and the load which the next amplifying stage represents.
-
+
Cp,in

VOUT-
VOUT+
IIN-
IIN+
Cp,in
Cp,out
Cp,out
-
+
Figure 5.17: General full diﬀerential TIA schematic
A simulation of integrated noise is shown in Fig. 5.18. The total noise for this
full diﬀerential ampliﬁer is 75 fA/
√
Hz. In this example the integration has been
done over a bandwidth of 1 MHz, giving 80 pA of noise. For an input of 25 nA
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motional current from the ﬁlter results in an SNR of 49 dB. If the current is only
1 nA, then the SNR is 21.93 dB, thus the io should not be lower than 1 nA.
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Figure 5.18: Simulated integrated noise for 1 MHz BW at 1 MHz and 10 MHz
Analytical calculations of a CG-CS-CS-SF transimpedance ampliﬁer have been
performed to validate the importance of noise contributions from transistors and
resistors. Fig. 5.19 shows the schematic of the 4 transistor stage ampliﬁer. The
noise study conﬁrmed that thermal noise is the most dominant source of noise and
that adjusting transistors accordingly will cause a reduction of noise. The feedback
resistor RF will contribute to noise in addition to the transistors, due to their
transconductance gm.
VOVG
NBIAS
Io
PBIAS
RF
CG CS CS
NBIAS
SF
Figure 5.19: Single-ended 4 stage transistor TIA
The CG-CS-CS-SF transimpedance ampliﬁer proved a low input resistance due
to the common-gate (CG) conﬁguration at the ﬁrst stage of the ampliﬁer. The
second amplifying stage is a common-source (CS) stage with a resistor in feedback.
The second CS stage is without any feedback path and ﬁnally the source-follower
(SF) provides low output impedance and is able to drive large loads. It should
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be noted that although the single-ended transistor topology is simple, this chained
four transistor stage resulted in numerous complex poles which complicated the
design methodology.
From the CG-CS-CS-SF, the leftmost nMOS and pMOS bias transistors includ-
ing the CG transistor, provided most of the noise in the circuit. The next largest
contribution came from the RF resistor. This single-ended 4 stage transistor TIA
proved to have low noise, however it was relatively diﬃcult to make the biasing
and DC voltages become stable for the four corner simulations. Due to the diﬃ-
culties of the biasing circuit and providing stable DC voltages for the nodes, it was
interesting to investigate how to achieve less noise, better phase margins and more
stable bias circuitry by using other ampliﬁer topologies.
VRF
VP
+
-
Rf

VLO
VOUT
Figure 5.20: Diﬀerential-to-single-ended ampliﬁer with resistive feedback
Fig. 5.20 shows the resonator represented as a mixer-ﬁlter symbol in combina-
tion with a TIA that has a resistive feedback element Rf . A full diﬀerential TIA
with output buﬀer is shown in Fig. 5.21. This topology was interesting as the
capacitors do not directly contribute to noise, however it was not further investi-
gated due to the non-linear gain from the capacitors and the challenge of setting
DC values at the input and output of the ampliﬁer.
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Figure 5.21: Fully diﬀerential ampliﬁer with capacitive feedback and output buﬀer
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5.3.2 Investigating ampliﬁer toplogies
The output buﬀer of Fig. 5.21 can be implemented in various ways depending on
the desired usage. For high frequency measurements, or for transmitters, the buﬀer
should provide a low output impedance with very little loss and at the same time be
able to drive large loads. An example of such a buﬀer is the Class AB buﬀer shown
in Fig. 5.22. The Class AB ampliﬁer provides good linearity, although it consumes
a lot of power. As seen in Fig. 5.22, the input stage is a push-pull common-drain
transistor conﬁguration and the output is a push-pull source-follower which results
in a low output impedance.
VO
NBIAS
PBIAS
VI
Figure 5.22: Class AB ampliﬁer
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Figure 5.23: Simulated class AB ampliﬁer output impedance as a function of Wn
Achieving a low output impedance is possible by having large transistor widths.
Fig. 5.23 shows variation of the output transistor widths WN (where WP = 2WN).
The output transistor dimensions are quite large in order to achieve good output
impedance matching. This example requires a large bias current of 50 μA, thus
leading to a power consumption of 582.9 μW. A stable Class AB ampliﬁer is diﬃcult
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to make, especially in lower pitch CMOS technologies. There is a tradeoﬀ between
power and area consumption for this type of output buﬀer. For a CMOS-MEMS
mixer-ﬁlter receiver, the impedance matching and load driving can be provided
directly from the transimpedance ampliﬁer with output impedance which matches
the succeeding circuitry.
Input stage Output stage
Width [μm] 11.5 13
Length [nm] 800 750
# of ﬁngers 13 2
Table 5.4: TSMC 90 nm Class AB transistor dimensions
The sizes of the transistor widths, lengths and number of ﬁngers are shown
in Table 5.4. The total width at the output is much larger due to the amount
of ﬁngers. This setup was optimized to get an output impedance close to 50 Ω.
Transistors that are sliced up with multiple amount of ﬁngers are less prone to
process variations and should be centered around a middle ﬁnger in order to achieve
best symmetry.
TT SS SF FS FF
Power [μW] 582.9 533.92 578.52 587.89 623.13
Bandwidth [MHz] 31.59 30.26 31.26 31.92 33.62
Gain @ 10MHz [dB] 26.28 24.1 26.14 26.41 27.62
Zout @ 10MHz [Ω] 50.29 55.21 51.16 49.43 46.64
Table 5.5: Corner simulation results for the TSMC 90 nm Class AB ampliﬁer
The results from corner simulations of the TSMC 90 nm class AB ampliﬁer are
shown in Table 5.5. The power consumption is rather large for this ampliﬁer due
to the fact that it is able to drive large capacitive loads with a good gain and a
low output impedance of about 50 Ω. The Class AB ampliﬁer is relatively stable
on all four corners.
100fF 300fF 1pF 10pF 100pF
Bandwidth [MHz] 31.59 31.62 31.72 32.64 24.60
Gain @ 10MHz [dB] 26.28 26.28 26.27 26.17 23.68
Ringing pole location [MHz] 104.71 104.71 104.71 69.18 13.18
Table 5.6: Results for TSMC 90 nm Class AB ampliﬁer when varying the load capacitance
In Table 5.6 the Class AB ampliﬁer has been simulated with increasing load
capacitance. The bandwidth is about 31–32 MHz up to 10 pF and starts to de-
crease to 24.6 MHz at 100 pF, showing that the circuit is able to drive large
loads. The undesired ringing pole has been extracted from the simulator and is
constant at 104.71 MHz up to 1 pF, but for about 100 pF the ringing pole loca-
tion is at 13.18 MHz which is inside the passband, making the circuit unstable.
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This shows that the circuit is good to drive oﬀ-chip measurement equipment when
characterizing CMOS-MEMS resonators. Having evaluated buﬀer ampliﬁers, the
Trans-Impedance Ampliﬁer (TIA) topologies need to be investigated.
Fig. 5.24 shows an implemented full-diﬀerential ampliﬁer with bias circuitry
and a common-mode feedback circuit. The implementation is based on an ampliﬁer
simulated while staying at CMU and was used in one out of two tapeouts there.
The diode connected nMOS transistors between the gate and the drain of the
diﬀerential input transistors ensures that the DC voltages are correctly set. The
setup of the ampliﬁer is the same as shown in Fig. 5.17 where the diﬀerential
ampliﬁer provides an open-loop gain of 73 V/V at 10 MHz for an output load of
10 pF. The cut-oﬀ frequency was simulated to be at 20 MHz. The noise at 10 MHz
is simulated to be 74.85 fA/
√
Hz which leads to an SNR of 70 dB and 65.6 dB
for two diﬀerent ﬁlter bandwidths. The gain is rather large due to open-loop gain,
however the gain is not precisely controlled and will vary with process variations.
This ampliﬁer is used for measurement of mechanically coupled SFRs described in
the next section.
CMFBBIAS TIA
VCM
VO+ VO-
VI+ VI-
IBIAS
Figure 5.24: Implemented TSMC 0.35 μm full diﬀerential TIA w/CMFB
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Figure 5.25: Simple Diﬀerential and Folded Cascode ampliﬁers
Based on the TSMC 0.35 μm 4-stage transistor of Fig. 5.19 and the full dif-
ferential ampliﬁer of Fig. 5.24, the next step was to investigate TSMC 90 nm
ampliﬁer topologies which could be suitable for a following tapeout. Fig. 5.25
93
CHAPTER 5. CMOS-MEMS IMPLEMENTATIONS
shows a simple diﬀerential to single-ended ampliﬁer and a full diﬀerential folded
cascode ampliﬁer. The dimensions of the TSMC 90 nm folded cascode ampliﬁer
with multiple ﬁngers are shown in Table 5.7. The third ampliﬁer type which was
investigated was an inverter based ampliﬁer with one or an odd order multiple of
inverters with a feedback resistor Rf .
Dimensions
Width PBIAS1 & PBIAS2 output branches [μm] 2
# ﬁngers PBIAS1 & PBIAS2 output branches 6
Length PBIAS1 & PBIAS2 output branches [nm] 500
Width PBIAS1 & PBIAS2 input branch [μm] 2
# ﬁngers PBIAS1 & PBIAS2 input branch 12
Length PBIAS1 & PBIAS2 input branch [nm] 500
Width NBIAS2 [μm] 1
# ﬁngers NBIAS2 2
Length NBIAS2 [nm] 500
Width NBIAS1 [μm] 1
# ﬁngers NBIAS1 4
Length NBIAS1 [nm] 500
Width input nMOS transistors [μm] 1
# ﬁngers input nMOS transistors 4
Length input nMOS transistors [nm] 500
Table 5.7: TSMC 90 nm Folded Cascode ampliﬁer dimensions
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Figure 5.26: Diﬀerential ampliﬁer gain as a func. of input and output load capacitances
An example of reduction of gain due to increased load capacitance is demon-
strated in Fig. 5.26. The simple diﬀerential ampliﬁer of Fig. 5.25 has been sim-
ulated, showing that the gain is drastically reduced for either input or output
capacitive loads in the range of tens of fFs. The designed gain of 3.5 MΩ is able to
drive up to a few fF of load capacitance.
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In Fig. 5.27, various ampliﬁer architectures are for a TSMC 90 nm process are
compared at 10 MHz to see how good they are to drive input and output capacitive
loads. The gains that can be achieved vary between 3 and 5 MΩ, where the folded
cascode (FC) has the best gain. The inverter based ampliﬁers were best at driving
large output loads as shown in Fig. 5.27.
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Figure 5.27: Simulated gain as a function of input and output capacitive load for various
ampliﬁers
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Figure 5.28: Simulated integrated noise and SNR as a function of input capacitive load
The comparison of the four ampliﬁer types is continued in Fig. 5.28, showing
integrated noise and SNR. The integrated noise is from 10 MHz to 11 MHz in order
to get noise for a 1 MHz bandwidth. This will lead to a certain Signal-to-Noise
ratio (SNR) as seen in ﬁg. 5.28(b). These ampliﬁers have been implemented to
test the diﬀerent noise levels of the ampliﬁers due to the low current provided by
the MEMS resonators.
CMOS ampliﬁers with low noise are important. Thus, a large gain, large band-
width and low noise are focused. The folded cascode ampliﬁer stands out as a
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possible candidate which will provide good results. However, due to limited time
when preparing the tapeout, an inverter based ampliﬁer was chosen. The SNR for
the ampliﬁers varies from 45 dB to around 55 dB where the single-inverter type
shows good results. Varying the output capacitance is demonstrated in Fig. 5.29.
The integrated noise at 10 MHz will vary while the SNR (integrated over a 1 MHz
bandwidth) remains constant for all the ampliﬁer types.
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Figure 5.29: Simulated noise at 10 MHz and 10–11 MHz SNR as a function of output
capacitive load
SNR 10–11MHz Noise @10MHz Noise 10–11MHz ZTIA @10MHz
[dB] [fA/
√
Hz] [pA] [MΩ]
1 Inv 24.68 73.61 58.35 4.642
3 Inv 21.51 174.0 84.06 4.956
SD 19.50 224.2 105.9 3.562
SD, cap 19.86 15.39 101.6 0.1492
FC 24.55 90 59.2 5.040
FC, cap 27.93 3.54 40.15 1.300
Table 5.8: TSMC 90nm ampliﬁers with SNR, noise and gain @ 10MHz or 10–11MHz
Table 5.8 is a summary of simulation results in Cadence of diﬀerent ampliﬁer
topologies. The simple diﬀerential (SD) and folded-cascode (FC) were tested with
capacitive feedback as well. They were all simulated in the TSMC 90 nm kit with
a feedback resistor of 5 MΩ or feedback capacitor with 10 fF. A 10 fF capacitor
is “low enough” according to the speciﬁcation of the capacitor of the foundry and
will not vary much with the process. The gain of a feedback capacitor, however, is
not constant and decreases with increasing frequency. The output load is only set
to 10 fF for simplicity.
The results show that the 3 inverter ampliﬁer is next best, even with worse
SNR, but with a large gain. The folded cascode with a capacitor has the best
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SNR, but the lowest gain. The folded-cascode is more diﬃcult to design and it
also requires a common-mode feedback circuit (CMFB) which will increase the
power consumption. To make it easier to test the ampliﬁer for the TSMC 90 nm
tapeout, an inverter based ampliﬁer was made, although a folded-cascode ampliﬁer
was considered. The feedback resistor was chosen instead of the capacitor because
it makes the biasing of the ampliﬁer more simple. The noise generated from the
resistor will directly add to the input and a resistor in the MΩ range is rather
large, so a capacitor is a preferred solution if the input and output of the ampliﬁer is
properly biased. The capacitor will not directly add to noise but will be responsible
for shaping the noise bandwidth and accumulate the noise over the band.
Another important factor is the input capacitance of the ampliﬁer. An input
capacitor will represent the parasitics arising from the input transistors, the routing
to the feedback element, routing to the MEMS resonator and possible parasitics to
the substrate from the open areas beneath the SA electrode. Careful design and
calculations on this has been done for the TSMC 90 nm tapeout, aiming for a rather
low input capacitance. Fig. 5.30 shows the TSMC 90 nm inverter ampliﬁer which
consists of three ampliﬁers in series where the ﬁrst stage converts from current to
voltage and the last two stages are voltage-to-voltage gain stages.
Rf1
Inverter 1
Rf2
Inverter 2
R2Iin
Cp,in
Rf3
Inverter 3
R3 Vout
Cp,out
Figure 5.30: TSMC 90 nm inverter TIA schematic
Resistor value Transistor width
Rf1 [kΩ] 800 Wn1 [μm] 1.6
R2 [Ω] 200 Wp1 [μm] 3.36
Rf3 [kΩ] 800 Wn2 [μm] 2.4
R2 [Ω] 200 Wp2 [μm] 5.04
Rf3 [kΩ] 10 Wn3 [μm] 9.6
Wp3 [μm] 20.16
Table 5.9: Resistors and transistors sizes in the inverter TIA circuit
Table 5.9 shows the resistor dimensions and the dimensions of the pMOS tran-
sistors in the circuit. All transistor lengths are 100 nm. The setup of simulations
for the TSMC 90 nm was 1 nA current from the MEMS ﬁlter. The routing from the
output of the resonator is about 25 fF. The circuit was made to drive an output load
of up to 10 pF in order to be able to drive oﬀ chip measurement equipment. The
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output was expected to be between 10–12 mV. 300 Process & Mismatch variation
runs were performed to see the statistical variation of the circuit performance.
TT FF FS SF SS MCμ MCσ
Phase Margin [◦] 92.5 95.27 92.78 92.1 88.56 92.34 0.79
Bandwidth [MHz] 38.11 34.62 38.03 38.21 40.59 38.08 0.75
TIA gain @ 10MHz [MΩ] 11.84 12.26 12.19 11.39 9.21 12.02 0.22
SNR 10–11 MHz [dB] 16.56 16.51 16.55 16.58 16.62 16.52 0.01
Table 5.10: TSMC 90 nm inverter ampliﬁer simulation results
Table 5.10 shows the results of corner simulations. The input and output DC
voltages are stable around 620–650 mV. The phase margin is very stable, typically
above 90◦. The bandwidth of the circuit provides a bandwidth of about 38 MHz,
which makes it possible to encompass higher order modes of some of the resonators
within the passband as explained later. The SNR is roughly 16.5 dB, close to the
desired speciﬁcation of 20 dB.
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Figure 5.31: Schematic of diﬀerential mixer-ﬁlter with ampliﬁers
Fig. 5.31 shows two inverter ampliﬁers together with their respective resonators
making a diﬀerential ﬁlter in the TSMC 90 nm run. The two mixer-ﬁlter symbols
are one and the same component (and not two diﬀerent components), the diﬀeren-
tial resonator has 8 terminals, creating two diﬀerential currents IOUT+ and IOUT−
which is further processed by two diﬀerent inverter-ampliﬁers.
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5.4 SFR and PPTF implementations
Square-Frame Resonators (SFRs) have been implemented in coarse-grain and ﬁne-
pitch CMOS processes. The FFSFR was ﬁrst implemented in a TSMC 0.35 μm
process, both as a single resonator and as a mechanically coupled higher order
ﬁlter. Another implementation was performed in a TSMC 90 nm process where
FFSFR, CCSFR and PPTF higher order ﬁlters were made.
5.4.1 TSMC 0.35 μm FFSFR ﬁlters
Two diﬀerent chip designs in a TSMC 0.35 μm CMOS process were made. The ﬁrst
design consisted of a single FFSFR, one 4th order and one 6th order mechanically
coupled FFSFR-ﬁlter. The second design consisted FFSFRs coupled electrically,
as was described in chapter 4.2.1. All of the composite resonators shown here
follow a voltage-to-voltage conversion using Trans-Impedance ampliﬁers (TIAs).
A common measure of performance of a resonator including a succeeding TIA is
known as “Conversion Loss” (CL):
CL = 20log10
(
ioZTIA
VRF
)
= 20log10
(
ZTIA
Rz
)
= 20log10
(
Vo
VRF
)
(5.11)
Eq. 5.11 shows the conversion loss of a resonator which produces a motional current
io due to an input voltage VRF . io times ZTIA equals the output voltage detected
at the output of the ampliﬁer. Eq. 5.11 can be stated in three diﬀerent ways, all
deﬁning the one and same “Conversion Loss”. The reason for the name “Loss” is
due to the fact that the resonator and the ampliﬁer typically results in a lower
output voltage than the input voltage for these CMOS-MEMS resonators.
Fig. 5.32 shows the implemented chip layout where 1-FFSFR is a standalone
resonator and 2-FFSFR & 3-FFSFR are mechanically coupled resonators. The 1-
FFSFR was made in two diﬀerent versions: One which is stimulated as usual with
west and east SA electrodes and north and south SA electrodes used for the output.
The other type was made with static electrodes and gaps of 1.5 μm seen as version
b in Fig. 5.32. This FFSFR is a full-diﬀerential resonator with inside and outside
electrodes where the outside electrodes stimulate and the inside electrodes are the
output. This adds four more terminals to the whole device. The drawback of that
device is that it requires intricate routing, and it becomes diﬃcult to implement
SA electrodes for the whole device. It is also more diﬃcult to stimulate and test
the device and the gap is limited to 1.5 μm.
Fig. 5.33 shows a 4th order mechanically coupled FFSFR including its SA
electrodes. The internal routing shows the intricate internal routing of the device,
allowing VLO− and VLO+ to be routed to the one and same tether beam without
electrically short-circuiting each other. The device is stimulated with + and −
input signals as well as diﬀerential VLO and VP signals internally in the resonator.
The output is a diﬀerential current which leads to the full diﬀerential ampliﬁer
shown in Fig. 5.24 in chapter 5.3.1.
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Figure 5.32: Layout of the TSMC 0.35 μm tapeout
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Figure 5.33: Schematic of a 4th order FFSFR with self-assembly and routing
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FFSFR
Resonator length [μm] 47
Resonator width [μm] 4
Electrode length [μm] 16.5
Electrode gap [nm] 300
Tether length [μm] 9.1
Tether width [μm] 0.6
Coupling length [μm] 16.62
Coupling width [μm] 2
Table 5.11: Dimensions for TSMC 0.35 μm FFSFR resonator ﬁlter
Table 5.11 shows the dimensions of the 4th order FFSFR implemented in a
TSMC 0.35 μm CMOS process. The Free-Free beams are 4 μm wide with a length
of 47 μm. The tether beams only have a width of 0.6 μm and are 9.1 μm long. The
coupling beams are designed with a λ/4 length of 16.62 μm and a width of 2 μm.
The increased size of the coupling beams was necessary in order to separate the two
FFSFRs from each other, making it possible to create a layout of this mechanical
ﬁlter with self-assembly electrodes.
Fig. 5.34 shows a 6th order FFSFR ﬁlter. A zoom in of the middle resonator
with dummy electrodes (not connected) is shown in Fig. 5.35. By designing all
gaps in the layout to be 1.5 μm before the mechanical structures are released, it is
possible to reduce process variations. Fig. 5.36 and 5.37 are SEMs of a standalone
FFSFR with SA electrodes. A narrow gap between the SA electrode and the
resonator is possible due to the limit stops which prevent the SA electrode from
physically touching the FFSFR.
Figure 5.34: SEM picture of implemented 6th order FFSFR
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Figure 5.35: SEM of middle part of 6th order FFSFR
Figure 5.36: SEM of standalone FFSFR with SA
Figure 5.37: SEM of standalone FFSFR with narrow gap
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Figure 5.38: Measurement setup for testing diﬀerential resonators
The measurement setup for diﬀerential resonators is shown in Fig. 5.38. This
example shows two mechanically coupled resonators (2-FFSFR) although three
mechanically coupled resonators (3-FFSFR) follow the same setup.
A simulated ﬁlter response of a 2nd, 4th and 6th order FFSFR ﬁlter is shown
in Fig. 5.39. The input stimulus is 1 V and VP is 10 V. The current generated at
the output is simulated to be 25 nA, leading to a motional impedance of 40 MΩ.
The TIA gain of 6 MΩ from the diﬀerential ampliﬁer results in ca 150 mV at the
output. The diﬀerential amp is designed to have VDD=3.3V and VCM=1.65V. The
bias current drawn for the circuit, including the common mode network is 160 μA.
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Figure 5.39: Simulated ﬁlter response of 2nd, 4th and 6th order SFR ﬁlters
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Figure 5.40: TSMC 0.35 μm diﬀerential ampliﬁer measurements
The diﬀerential ampliﬁer was tested with various voltage levels in order to ﬁnd
the optimal biasing conditions. As can be seen in Fig. 5.40, the bias current has
been swept and voltage levels and the current consumption have been measured
for Run 1, Die 1 (R1D1). The input was stimulated with 1 V and 180 degree phase
shift at the resonator input in order to check the desirable operation level of the
ampliﬁer with respect to the input and output DC voltage levels. The nMOS bias
voltage of the biasing transistor should not be too large either, so it is kept in a
mid-range in order to secure proper operation of the ampliﬁer when testing the
diﬀerent dies. The power consumption exceeds 1 mA current consumption if the
bias current is more than 175 μA.
Two diﬀerent post-CMOS etch runs were performed. The ﬁrst run gave better
results than the second run and is used here to show measurements from these
voltage-to-voltage FFSFR ﬁlters. Fig. 5.41 on the next page shows measurements
for ﬁve diﬀerent dies in the ﬁrst run. R1D6 has an oﬀset in its center frequency
compared to the other dies. These measurement results were performed in air,
which is why the Q-factor is rather low.
A comparison of 4th and 6th order ﬁlters for two diﬀerent dies is shown in
Fig. 5.42 on the facing page. The ﬁlter bandwidth is extracted from the -3dB points
in these measurement results. Table 5.12 on the next page shows the average of
the 3-FFSFR for run 1 where only two values have been averaged. The Q-factor is
relatively low with a value of ca 4. The center frequency is about 9.68 MHz and is
slightly lower than the the theoretical calculated value.
Fig. 5.43 on page 106 shows a logarithmic comparison of the ﬁlter order. The
dashed dark green line shows the extracted 4th order of the ﬁlter while the dashed
purple shows the extracted 6th order a ﬁlter. It shows that the 2-FFSFR decreases
by 40dB per decade and that the 3-FFSFR decreases by 60dB per decade. Due to
measurement feedthrough and an out-of-band mode, the lowest detectable signal
ﬂoor became higher. The measurement sweep did not go beyond 20 MHz due to
the instruments that were used.
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Figure 5.41: TSMC 0.35 μm 2-FFSFR measurements of various dies
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Figure 5.42: TSMC 0.35 μm 2-FFSFR vs 3-FFSFR measurements for two dies
R1D1 R1D4 Averaging
f1 [MHz] 8.5 8.5 8.5
f2 [MHz] 10.75 11.00 10.88
fc [MHz] 9.625 9.750 9.688
BW [MHz ] 2.250 2.500 2.375
Q 4.278 3.900 4.089
Table 5.12: FFSFR 3-mech, Run 1 average values
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Figure 5.43: 2-FFSFR vs 3-FFSFR measurements to extract ﬁlter order
R1D1 R1D4 R1D5 R1D6 R1D8 Averaging
f1 [MHz] 9.25 9.5 9.25 8.75 10.00 9.35
f2 [MHz] 11.75 11.50 12.00 11.25 11.75 11.65
fc [MHz] 10.50 10.50 10.63 10.00 10.88 10.50
BW [MHz] 2.50 2.00 2.75 2.50 1.75 2.30
Q 4.200 5.250 3.864 4.00 6.214 4.706
Table 5.13: 2-FFSFR, Run 1 average values
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Table 5.13 on the preceding page shows the average values from the 4th order
FFSFR ﬁlter for run 1. The Q-factor is about 4.7, the bandwidth is about 2.3 MHz
and the center frequency is 10.5 MHz which is slightly higher than the theoretical
calculated value of fc.
2-FFSFR 2-FFSFR 3-FFSFR 3-FFSFR
Measurement Analytical Measurement Analytical
f1 [MHz] 9.350 9.942 8.50 9.95
f2 [MHz] 11.65 10.014 10.88 10.07
fc [MHz] 10.50 9.978 9.688 10.01
BW [MHz] 2.30 0.072 2.375 0.12
Q 4.706 139.4 4.089 84.97
Table 5.14: Comparing 2-FFSFR and 3-FFSFR measurements and analytical results
As can be seen in Table 5.14, the measurement results and analytical results are
close, except for the lower Q-factor due to measurements performed in air. It can be
concluded from the measurement results that the ﬁlters were close to the designed
speciﬁcations. The output voltage from the resonators were from a few mV up
tenths of mV. A vacuum chamber is required to perform proper characterization of
the resonators which was not available when testing these devices.
The results from these TSMC 0.35 μm mechanically coupled FFSFRs gave the
possibility of trying to implement similar structures in a TSMC 90 nm process
which is explained in chapter 5.4.2.
5.4.2 TSMC 90 nm SFR ﬁlters
The ﬁrst attempt of implementing MEMS resonators in a 90 nm STM CMOS
process was explained in chapter 5.2. Based on the experience from the SFRs in
the TSMC 0.35 μm process and the STM 90 nm CMOS-MEMS implementations,
higher order SFR ﬁlters were made in a TSMC 90 nm process. These resonators are
able to resonate at two distinct frequency modes. The material parameters which
dictate the resonance frequency of these devices have been extracted from data
sheets and other documentations which can not be shown here due to copyright
rules. The E/ρ ratio, which dictates the resonance frequency, is given in Table 2.4.
An FFSFR and CCSFR were made in an attempt to compare the two resonator
types. The FFSFR is a true Free-Free mode resonator type which may lead to
a larger Q-factor depending on the internal material losses. The CCSFR is a
Clamped-Clamped type resonator with both ends clamped and has the possibility
of using a larger electrode area than the FFSFR. The Parallel-Plate Tuning Fork
(PPTF) has a larger electrode length than the CCSFR and FFSFR, however it has
only one input and output terminal. The FFSFR and CCSFR, however, have two
input terminals and two output terminals. All three composite resonator types are
more thoroughly explained in chapter 4.
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The layout of the TSMC 90 nm chip is shown in Fig. 5.44, showing six diﬀerent
designs. Three diﬀerent type of resonators were made as 2nd order resonators.
These base models were used to create mechanically coupled (4th order) resonator-
ﬁlters for comparison reasons.
PPTF 2-mechPPTF
CCSFR FFSFR
FFSFR 2-mechCCSFR 2-mech
Figure 5.44: Layout of TSMC 90 nm resonator ﬁlters
The dimensions for the resonators, tethers and coupling beams for the three
resonator types can be seen in Table 5.15. The CCSFR and FFSFR are designed
with equal dimensions for direct comparison, the only diﬀerence between the two
is a larger electrode area for the CCSFR. The PPTF will resonate in two speciﬁc
modes. For the ﬁrst mode the equations describing the resonance frequency is
based on a soft 60 μm CC-beam with a width of 4 μm and with an extra mass
(the squared frame) in the middle. The second mode of the PPTF is a tuning-fork
resonance type behavior originating from 50 μm beams with 6 μm width. The two
modes of operation for each of these three resonator types are more thoroughly
explained in chapter 4.
Fig. 5.45 shows the layout of the FFSFR and SA electrodes. It also shows the
internal routing of the VLO (alternatively V ′P for ﬁlter operation) signal and the VP
signal. The internal routing of a signal passing through the tether beam is sepa-
rated using the top metal layer. This causes the resonator to be one mechanically
vibrating structure with signals routed to diﬀerent parts internally in the structure.
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VLOVP
Mech. connected, 
electrically sep.
Self-assembly
electrode
Free-free 
Square-Frame 
Resonator
Figure 5.45: Layout of FFSFR with Self-Assembly beams and routing
FFSFR CCSFR PPTF
Resonator length [μm] 47 47 100 and 50
Resonator width [μm] 4 4 6 and 4
Electrode length [μm] 16.5 45 100
Electrode gap [nm] 300 300 200
Tether length [μm] 9.1 9.1 -
Tether width [μm] 0.6 0.6 -
Coupling length [μm] 16.62 16.62 14
Coupling width [μm] 2 2 1
Table 5.15: Implemented TSMC 90 nm resonator and ﬁlter dimensions
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(a) M1 FFSFR
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(b) M2 FFSFR
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(c) M1 CCSFR
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(d) M2 CCSFR
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(e) M1 PPTF
       




	
	
















	






	




(f) M2 PPTF
Figure 5.46: Simulated mode shapes M1 and M2 for the FFSFR, CCSFR and PPTF
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Simulation results from the SFRs and PPTF in the TSMC 90 nm process
are shown in Fig. 5.46. These simulations include the diﬀerential inverter based
ampliﬁers for a voltage-to-voltage conversion. Fig. 5.46(a) and (b) show that the
FFSFR operates at around 7.75 MHz at M1 and 23.12 MHz at M2. Fig. 5.46(c)
and (d) show that the CCSFR resonates at 4.05 MHz and 9.24 MHz. The bottom
two graphs in Fig. 5.46 show that the PPTF ﬁlter resonates at 1.27 MHz and 6.52
MHz.
Narrow electrode gap
Self-assembly beams
Resonator 2
Coupling beam
Figure 5.47: 4th order PPTF with SA electrodes
A SEM photo of a 2-mechanically coupled PPTF is shown in Fig. 5.47. It shows
the coupling beam as a V-shaped beam between two PPTFs. The SA electrodes
consist of double jointed SA beams to create a large electrode area.
Figure 5.48: 4th order CCSFR with SA electrodes
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Figure 5.49: 2nd and 4th order FFSFRs with SA electrodes
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PPTF PPTF FFSFR FFSFR CCSFR CCSFR
M1 M2 M1 M2 M1 M2
f0 [MHz] 1.267 6.578 7.662 23.02 3.982 9.238
meff [pkg] 16.6 4.89 2.88 4.471 5.83 4.417
k [N/m] 993 8357 6684 93540 3654 14884
ηin [nN/V] 42.2 50.63 2.45 2.45 6.68 6.68
ηout [nN/V] 422 506.3 49.1 49.1 133.7 133.7
Rz [MΩ] 7 7.88 290 194.1 11 14.09
CL [dB] 3.09 2.06 -29.33 -25.76 -0.89 -2.97
fc [MHz] 1.277 6.522 7.754 23.12 4.052 9.243
BW [kHz] 29.07 58.7 222.3 52.84 95.92 19.35
Qfilter 43.93 111.1 34.89 437.5 42.25 477.5
RQi [MΩ] 185.1 130.5 3001 109.8 804.9 27.4
Table 5.16: TSMC 90 nm ﬁlter results
Fig. 5.48 and 5.49 show the photos of the CCSFRs and FFSFRs. Table
5.16 shows the most important results from the three base resonators. The tran-
simpedance gain from the ampliﬁer is 11.84 MΩ and the bandwidth is 38.11 MHz
which was shown in Table 5.10. It can be seen from Table 5.16 that a low Rz does
not necessarily result in a low RQi. Instead, RQi can be tuned to a more appropriate
value depending on the required Insertion Loss (IL) and the ﬁlter bandwidth.
The CCSFR has a much lower Rz than the FFSFR due to the larger electrostatic
area as well as larger Qfilter values. The PPTF has better electrostatic coupling
(ηin and ηout), resulting in a better Conversion Loss (CL) and RQi, compared to
the FFSFR and CCSFR. The resonator spring stiﬀness, Qfilter, and low Rz of the
CCSFR mean that this resonator type can be used as an example of improving
resonator performance which will be shown in chapter 6.
5.5 Summary of results
This chapter has described implemented CMOS-MEMS resonators used as an os-
cillator, a ﬁlter or a mixer-ﬁlter. Implementations were done in 0.35 μm and 90
nm CMOS technologies. A method of co-simulating CMOS and MEMS was dis-
cussed by using NODAS with Verilog-A code in CMOS design software to model
the micromechanical devices. Most simulations in this thesis have been done as a
co-simulation of MEMS and the CMOS together, based on analytical results and
CoventorWare FEM simulations.
The MEMS VCO and FDSM design was made in STM 90 nm CMOS as an
initial test of implementing MEMS in a newer CMOS process. This meant going
from coarse-grain (0.35 μm) CMOS processes with aluminum metal layers to copper
composite metal layers. Additionally, the newer processes have dielectric layers
with a higher k-factor in order to reduce transistor current leakage. Since the
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metal layer and the dielectric are diﬀerent for newer CMOS processes, the etching
procedure is slightly changed. The main advantages for making MEMS in a newer
CMOS process is obtaining a larger Young’s Modulus, less deposition of polymer
residuals on the sidewalls, lower power consumption and reduced parasitics. The
STM 90 nm MEMS VCO designs showed this feasibility of making MEMS in ﬁne-
pitch CMOS. Special designed bonding pads were made, and the CMOS circuitry
was tested before and after etching of the MEMS. However, using post-CMOS
resonators as oscillators turns out to be a challenge due to the large Rz value.
More research needs to be performed on how to reduce phase noise and Rz in this
technology.
Various ampliﬁer types were investigated throughout this thesis. An analytic
versus simulated noise analysis was performed on a CG-CS-CS-SF four-stage single
transistor ampliﬁer topology. This showed that the ﬁrst amplifying stages (or
transistors) are the most crucial parts which will contribute mostly with thermal
noise. A large gm results in a larger ampliﬁcation (i.e. for a CS ampliﬁer), although
that will also increase thermal noise. The feedback element has been primarily
implemented as a resistor in this thesis which will directly add noise to the system.
Brownian noise from the micromechanical resonators are much smaller than the
noise from the transistors and resistors and is not included in the analysis. An
analysis of various ampliﬁers in 90 nm CMOS was performed, showing that a full
diﬀerential folded cascode resulted in the lowest noise contribution and the largest
gain. Due to diﬃculties of proper biasing of the folded cascode ampliﬁer and limited
time, an inverter based ampliﬁer type was chosen instead.
Implementations of Square-Frame resonators were performed in both 0.35 μm
and 90 nm CMOS processes from TSMC. In the TSMC 0.35 μm process, FFSFR
resonators and mechanically coupled resonators were made. These resonators
showed adequate results when operated in air with results close to analytical calcu-
lations and simulations. Based on the experience from the previous runs, FFSFR,
CCSFRs and PPTFs were made in a newer TSMC 90 nm process. These three
base resonator structures are able to resonate at two distinct mode frequencies.
The resonators were also implemented as 4th order mechanically coupled ﬁlters.
The main outcome of these implementations is that it shows the feasibility
of making more advanced resonator architectures with increased performance as
well as the possibility of making these micromechanical resonators in more mod-
ern CMOS processes. Using the resonator as a ﬁlter or mixer-ﬁlter shows a great
potential for front-end transceiver signal processing. For the ﬁlter designs, a fo-
cus has been put on achieving a low Rz and RQi. However, Insertion Loss and
linearity are important performance parameters as well. High-level resonator per-
formance parameters will be shown and discussed in the next chapter, and the most
promising SFR from the TSMC 90 nm run is used as an example to show possible
improvements of the performance.
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High-level tradeoff parameters
T here are several types of parameters which show the performance of MEMSresonators as a ﬁltering device. These performance parameters can be divided
into three levels as shown in Table 6.1 - Low, medium and high-level:
Parameter level Parameters
High-level IIP3, RQi, IL, ZL, Noi, SFDR
Medium-level Rz, ZTIA, SNR, CL, kc, BW, Qfilter, Cfeed
Low-level fIF , βN , Ae, εr, g, k
Table 6.1: Overview of system parameters in a hierarchical view
The low-level parameters can enhance resonator performance by increasing the
electrode area and by reducing the gap between the electrodes and the resonator.
The spring stiﬀness k will also dictate performance for some of the higher level
parameters. It is possible to enhance the electrostatic coupling by modifying the
relative permittivity, εr, typically done by adding a material between the resonator
and the electrodes [61]. The medium-level performance parameters are typically
the motional impedance Rz of the resonator, the transimpedance gain ZTIA, the
signal-to-noise ratio SNR and the conversion loss CL. Another important factor
which dictates medium-level performance for higher-order ﬁlters is the coupling
stiﬀness kc which in turn will decide the bandwidth and ﬁlter Q-factor. Finally,
any capacitive feedthrough between the input and output of the device will also
aﬀect the performance.
The high-level parameters in Table 6.1 are typical ﬁlter parameters which can
be understood even without the knowledge about MEMS ﬁlters. By looking in and
out of the “black box” or viewing the resonator as a two-port device it is clear that
impedance levels, linearity, insertion loss and noise are important parameters to
take into consideration.
fIF BW FL IIP3 RQi
10 MHz 20 kHz 12 dB 9.5 dBm <10 kΩ
Table 6.2: Typical speciﬁcation list for a sub-GHz front-end mixer-ﬁlter
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Table 6.2 is a typical speciﬁcation list for a ﬁlter or mixer-ﬁlter with a frequency
of 10 MHz and BW of 20 kHz [62]. The ﬁlter loss (FL) is deﬁned as
√
Pin/Pout. Any
ﬁlter is susceptible for out-of-band interference by the third-order input interception
point (IIP3) product. The IIP3 is the ﬁrst odd order frequency component of
the ﬁltering frequency which interferes with and distorts the desired band. It is
desirable to have a large IIP3 product as possible in order to achieve better linearity
of the ﬁlter. A ﬁnal parameter for ﬁlter design is the termination resistor(s), RQi.
For best power transfer, an ideal termination resistor should be as low as possible.
As will be explained later, the RQi must be larger than Rz by having a certain ﬁlter
bandwidth and ﬁlter frequency.
There are other important high-level parameters which are important which
will be discussed in this chapter and evaluated and compared with other research
results in the same research area. These parameters are: Insertion Loss (IL), Input
referred noise (Noi), Spurious Free Dynamic Range (SFDR) and the termination
impedance to linearity product (ZL). Low to high level parameters all aﬀect each
other. If one parameter is improved, another parameter could become worse – a
compromise will be needed for some of these performance parameters.
6.1 Discussing the trade-oﬀ parameters
When designing MEMS resonator ﬁlters, termination resistors, RQi, are required to
ﬂatten the passband. Insertion Loss is a parameter which indicates the impedance
mismatch between a termination resistor RQi and the actual impedance Rz, rep-
resenting the ﬁlter. Summing RQi and Rz gives the total impedance of the ﬁlter
which should be as low as possible. Eq. 6.1 deﬁnes the Insertion Loss (IL) of the
ﬁlter:
IL = 20log10
(
RQi +Rz
RQi
)
(6.1)
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Figure 6.1: Insertion Loss as a function of RQi/Rz
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From Fig. 6.1 it is clear that RQi must be approximately 8 times larger than
Rz in order to achieve an IL of less than 1 dB. RQi is related to Rz and the ﬁlter
speciﬁcations: RQi = (Rz/2n)[(Q/qiQfilter)− 1]. Achieving an RQi that is 8 times
larger than Rz is achieved by designing the ﬁlter to have a certain bandwidth and
center frequency. This relationship is shown in eq. 6.2:
IL = 20log10
(
1 +
2nfcqi
QBW
)
(6.2)
Eq. 6.2 is the same as eq. 6.1 by replacing RQi and Rz. From this relationship it
is evident that the ﬁlter must be carefully designed in order to achieve an insertion
loss of less than 1 dB. The number of electrodes (n), the ﬁlter center frequency fc,
the resonator Q-factor and the ﬁlter bandwidth are all parameters which decide the
IL. The next high-level performance parameter to be discussed is the IIP3 product
which depends on some lower-level performance parameters. Fig. 6.2 illustrates
the relationship between the signal and the IIP3.
OIP3 [dB]
IIP3 [dB]
IM3
Signal
Figure 6.2: Output power as a function of input power, showing IIP3
The desired output signal through the ﬁlter is a 1:1 ratio (in terms of power).
Both the desired signal and the third order intermodulation signal (IM3) are a
function of the input power. At a certain point, the IM3 crosses the real signal as
shown in Fig. 6.2. This crossing point is known as the third-order input interception
point (IIP3). It can be shown that the IIP3 for MEMS ﬁlters can be described as
the following equation1:
VIIP3 = 0.577
√
g6k3
3C3Q3V 4P
(6.3)
1For development of the IIP3, see the appendix
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The IIP3 in eq. 6.3 shows that a better linearity is achieved by tuning low-level
resonator performance parameters. From a perspective of increasing the IIP3 only,
it is clear that a large gap and spring stiﬀness or a low Q-factor, polarization voltage
and static capacitance (C = εAe/g) will increase the IIP3. This shows us that when
designing a ﬁlter for low RQi, Rz and IL it will come for the cost of a decreased
IIP3. This is where an important compromise must be made when making ﬁlters.
A new high level performance parameter is therefore established: Impedance-to-
linearity (ZL). This is done by deﬁning ZL as the termination resistance divided
by the IIP3:
ZL =
RQi
IIP3
=
BW
ω20qi
√
3Q3
kε0Aeg
(6.4)
By performing some algebra, dividing RQi by IIP3 results in eq. 6.4. The ZL should
be as low as possible. This ZL parameter will simplify the ﬁlter design methodology,
allowing the designer to see the compromise which must be made. For the purpose
of this analysis and the fact that an intermediate IF ﬁltering frequency has been
set, ω0, qi and ε0 are ﬁxed. As can be seen in eq. 6.4 it turns out that ZL will
decrease for a low Q-factor or a large gap. This clearly shows that any ﬁlter design
is susceptible for non-linearities from large Q-factors or small gaps. It turns out
from eq. 6.4 that a low ﬁlter bandwidth and large spring stiﬀness or electrode area
will contribute to reducing the ZL.
Another high-level performance parameter to evaluate is the total input referred
noise, Noi [39]. The Noi is given by
Noi = NRQi + IL+ 10log10(BW ) (6.5)
where NRQi is the noise delivered by RQi to the matched load. It can be seen from
eq. 6.5 that the total noise depends on how large RQi, the Insertion Loss and the
bandwidth of the ﬁlter are. Keeping all these three factors low will result in a low
input referred noise.
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Figure 6.3: Noi as a function of Qfilter
118
6.1. DISCUSSING THE TRADE-OFF PARAMETERS
Fig. 6.3 shows that the Noi becomes saturated for a large ﬁlter Q-factor. How-
ever, the ﬁlter Q-factor must be 1/10 or 1/20 of the resonator Q-factor and not
more. In this case, for a resonator Q-factor of 2000, the Qfilter should not exceed
100 for optimal ﬁlter design. The last high-level performance parameter to consider
is the Spurious Free Dynamic Range (SFDR) parameter [39]. This parameter de-
pends on the IIP3, the input referred noise power (Noi) and the speciﬁed minimum
signal-to-noise ratio (SNRmin) shown in eq. 6.6:
SFDR =
2
3
(IIP3−Noi)− SNRmin (6.6)
By keeping IIP3 as large as possible, the Noi subtraction from the IIP3 will be
larger and the SFDR will be kept on an acceptable level. As can be seen in eq.
6.3, the IIP3 is not related to the ﬁlter speciﬁcations (BW, Qfilter, kc), while the
IL will change with those parameters. A plot of the SFDR as a function of IL is
shown in Fig. 6.4:
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Figure 6.4: SFDR as a function of Insertion Loss
It is evident from Fig. 6.4 that low Insertion Loss, less than 1 dB, will greatly
impact the SFDR. A compromise between the IL and the SFDR must be made, and
aiming for a ﬁlter design of an IL between 0.5 dB and 1 dB is an example of making
that compromise. All these high-level parameters are important when designing
ﬁlters and portraits a complex picture when designing ﬁlters. The equations in this
section will be used in section 6.3, where I will come with practical examples of
what can be done to improve ﬁlter design.
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6.2 Comparison of research results
When doing research on MEMS resonator ﬁlters, it is typical to focus on certain
medium or low-level parameters. Many research papers do not mention or discuss
the high-level parameters that were presented in Table 6.1. This makes it diﬃcult
to compare research results from one paper to another. This section intends to
collect some high-level parameters from various research results and compare them
with results from this thesis.
Low level CCSFR [40] [34] [39] [39]’ [63]
f0 [MHz] 3.98 10 1.05 8.76 70 72
k [kN/m] 3.65 8230 22 1.89 64.2 70.7
Ae [μm2] 137 100 35 160 121 540
g [nm] 300 800 800 95 20.3 100
VP [V] 10 10 10 15 6 35
Coi [fF] 4.04 1.11 0.38 14.9 52.8 47.8
Rz [Ω] 12.1M 195M 1.79G 3.17k 186 478
High level
RQi [Ω] 98.2M 219M 9.52G 15.3k 2.82k 12.8k
RQi/Rz 8.12 1.12 53.1 3.15 10.8 18.8
IL [dB] 1.01 5.54 0.16 2.39 0.77 0.45
IIP3 [dBm] 41.71 54.48 32.42 0.40 6.05 0.71
Noi [dB] -84.92 -89.68 -55.64 -126.19 -127.31 -119.53
SFDR [dB] 74.42 86.11 85.76 77.53 82.87 69.21
ZL [dB] 63.72 66.04 94.68 45.85 26.68 42.54
Table 6.3: Comparing the speciﬁcation list with other results
Table 6.3 presents the CCSFR that is described in chapter 5.3. The third
and fourth column [40, 34] are CMOS-MEMS based research papers while column
ﬁve through seven [39, 63] are based on more state-of-the-art MEMS processes.
The frequency varies from 1 MHz to 72 MHz and the processing technologies are
diﬀerent, so Table 6.3 is not a concise comparison. It should be mentioned that the
70 MHz ﬁlter ([39]’) is based on a theoretical assumption of tweaking the process,
enabling a very small gap and designing for a larger spring stiﬀness.
The post-CMOS implemented ﬁlters of reference [40, 34] has a rather large
Rz and RQi because of large resonator-to-electrode gaps. This results in a good
linearity (large IIP3) and a decent IL. The 8.76 MHz and 70 MHz ﬁlter designs
of ref. [39] shows low Rz and RQi and a good IL. However, due to a very narrow
resonator-to-electrode gap, the IIP3 becomes rather small. The 72 MHz resonator
of ref. [63] has a large spring stiﬀness and multiple electrodes for electrical summing
as well as a low gap of 100 nm, leading to a low Rz, RQi and IL. However, the IIP3
product is relatively small because of the large VP . The common denominator for
linearity is clearly seen; a small gap and a large VP will lead to decreased linearity.
The last three columns [39, 63] are based on custom MEMS processes which
may be possible to integrate directly with CMOS although that is not addressed
in the papers. Therefore it is clear that even the state of the art papers do not
completely satisfy the typical ﬁlter speciﬁcations. The CCSFR resonator in this
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thesis and reference [40] and [34] are not as good as the state of the art MEMS
resonators, although they show adequate results. It should be mentioned that other
research results could have been included, however those papers have a focus on
diﬀerent ﬁgures of merit. Research results of CMOS-MEMS integrated resonators
from [11, 12] shows promising results within this research ﬁeld. By using some of
the results given in those publications it is possible to analytically calculate Rz, Rqi,
IL and IIP3. Publication [11] results in Rz in the kΩ area with a low insertion loss
and at the same time using low VLO and VP voltages. However, as shown earlier,
these results comes at the cost of the linearity. The remaining part of this chapter
intends to take the results of the CCSFR even further and come with suggestions
for improvements with a special focus on linearity.
6.3 Suggestions for improved ﬁlter design
There are two main methods of connecting MEMS resonators together, either elec-
trically (summing currents) or mechanically (adding modes). Fig. 6.5 shows lat-
erally moving square resonators with and without coupling beams. The method
of electrical summation (Σel) is based on stimulating identical resonators with the
same signal so that the output consists of ﬁltered currents which can be summed
together in a common electrical node as shown in the left part of Fig. 6.5. Cou-
pling the MEMS resonators mechanically (Σmech) has already been explained and
shown in this thesis and can be seen in the middle part of Fig. 6.5. Performing the
mechanical coupling of resonators requires diﬀerential input and output for these
square-framed resonators.
Σel Σmech Σres
Coupling beam
OutIn
In+In-
Out+ Out-
In-In+
Out- Out+
Figure 6.5: Three methods for micromechanical signal processing
Combining these two coupling methods leads to a hybrid electrical-mechanical
coupling method (Σres) seen in the right part of Fig. 6.5. The input resonators
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have shared terminals for diﬀerential input stimulus and are connected through
very small coupling beams (or stubs). These stubs do not (ideally) add any mass
to the total transfer function of the ﬁlter. A speciﬁc resonator (the middle one)
is used to couple to an identical output resonator array, thus increasing the order
of the ﬁlter. By doing this, it is possible to both electrically sum ﬁltered currents,
add higher order of the ﬁlter and to boost the total mechanical spring stiﬀness
[64, 65, 66].
Summing the resonators both electrically and mechanically will add additional
electrodes Ae per extra resonator. A multiplication factor M is used to deﬁne the
number of arrayed resonators. Stimulating the outer resonators with the oppo-
site phase of the middle resonator will ensure that the ﬁrst array will act as one
resonator with summed electrodes (M · Ae). Due to this type of stimulation, the
resonators will together act as one resonating element with more electrodes and a
larger total spring stiﬀness. The increased electrode area leads to a reduced Rz
Rz =
k
Mω0Qη2
(6.7)
where the combination of η and k contributes to scaling down Rz by a factor
of M . This means that RQi is reduced by the same amount shown in eq. 6.8:
RQi =
k
2nMω0Qη2
(
Q
qiQfilter
− 1
)
(6.8)
Equations 6.7 and 6.8 show that both Rz and RQi scale down with M. As can
be seen in eq. 6.1, if both RQi and Rz are reduced by the same factor M, then
the IL will remain constant. This means that IL can not be improved through this
technique. The same goes for the IIP3:
VIIP3 = 0.57
√
g6M3k3
3M3C3Q3V 4P
(6.9)
In eq. 6.9, the k is replaced by M · k and the C is replaced by M · C (where M
comes from C = (MAe)/g). As can be seen in eq. 6.9, the M’s will cancel each
other, meaning that the IIP3 will not change. Instead this technique shows that
the impedance-to-linearity product ZL becomes reduced:
ZL =
BW
Mω20qi
√
3Q3
kε0Aeg
(6.10)
Eq. 6.10 shows that ZL will be improved because IIP3 does not change while
RQi becomes reduced. This means that this technique can be used to reduce
RQi (and Rz) while maintaining the same linearity. For example, an array of 10
resonators will decrease both RQi and Rz by 10 while maintaining the same IIP3. A
systematic approach for designing for high-level parameters for IF CMOS-MEMS
ﬁlters is shown in Fig. 6.6.
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fc & BW  IL  kc  Rz & RQi M  ZL
Figure 6.6: CMOS-MEMS ﬁlter design ﬂow chart
The design ﬂow in Fig. 6.6 does not take into account resonator architecture,
how large Ae can be or how small the gap can be. First the ﬁltering frequency
and bandwidth are chosen. This will in turn decide the IL to aim for. Designing
the mechanical coupling beam will therefore control both the bandwidth, ﬁlter Q-
factor and set the compromise for achievable IL. The IIP3 is not aﬀected by this
and can only be increased by k or M . The kc will decide the bandwidth which then
sets the RQi/Rz ratio. The ﬁnal step is then to decide how many resonators to
array together to reduce RQi and Rz at the same time, thus reducing the ZL. Two
key parameters become apparent here: Design the square-frame resonators with
as large k as possible without compromising on the electrode area Ae and couple
them in an array. An example of improved CCSFR ﬁlter performance is shown in
Table 6.4:
Low-to-medium level Regular CCSFR Improve tech. Tech. & Σres
k [kN/m] 3.65 3.65 32.9
Ae [μm2] 137 225 2003
g [nm] 300 150 150
VLO [V] 1 5 5
VP [V] 10 10 10
Coi [fF] 4 10 100
Rz [Ω] 12.1M 55.9k 6.21k
High level
RQi [Ω] 98.2M 454k 50.4k
RQi/Rz 8.12 8.12 8.12
IL [dB] 1.01 1.01 1.01
IIP3 [dBm] 41.71 17.93 17.93
Noi [dB] -84.92 -108.27 -117.81
SFDR [dB] 74.42 74.13 80.50
ZL [dB] 63.72 44.03 34.49
Table 6.4: Suggestion for improved CMOS-MEMS ﬁlter design
The middle column is based on a theoretical assumption of tweaking the CMOS-
MEMS process and utilizing a CMOS technology with a larger structural stack
thickness. The technology part of Table 6.4 is based on a 5 μm thick stack and
a 150 nm gap, which could be achievable by tuning the process. By including a
stack of silicon from the CMOS it could be possible to achieve a thickness of 10–20
μm [67, 68, 16], however this is not considered in this example. A 5 μm thick
stack increases the Ae from 137 μm2 to 225 μm2. The static input capacitance Coi
increases from 4 fF to 10 fF. The VLO was kept at 1 V for the LO to be able to
keep a sub-GHz stable frequency, however with a charge pump it could be possible
to get this value larger in order to enhance resonator performance. The VP is kept
at 10 V for all cases.
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The right column in Table 6.4 is based on both tweaking the CMOS-MEMS
process and utilizing mechanical & electrical summation of signals, known as Σres.
The combination of both tweaking the process and Σres show that a composite
ﬁlter array of 9 resonators enhances the spring stiﬀness from 3.65 kN/m to 32.9
kN/m and increasing the area to 2003 μm2. This reduces the Rz from 55.9 kΩ
to 6.21 kΩ and RQi from 454 kΩ to 50.4 kΩ which is a much more acceptable
level of impedances. The IL and IIP3 remain constant. The input referred noise is
improved, leading to an increased SFDR. Finally the ZL parameter is reduced to
a level better than other research results, showing the feasibility of reducing RQi
while retaining the linearity of the ﬁlter.
This discussion chapter has described some high-level parameters which are im-
portant to consider and come with suggestion for improved design. The far right
column in Table 6.4 is now comparable with other research results that were pre-
sented in Table 6.3, showing the feasibility of making CMOS-MEMS implemented
ﬁlters with a performance which could be good enough.
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Conclusion
7.1 Thesis summary and conclusions
The main focus of this thesis has been how to use the micromechanical resonator as
a signal processing element. Another focus area has been how to combine CMOS
and MEMS by choosing one of several possible methods as a platform for these
resonators. A survey of the various methods showed that 3D-integration, SOI and
post-CMOS are the most popular methods. This work has implemented MEMS
resonators by using a simple post-CMOS process. The top metal layer of the CMOS
process is used to deﬁne the MEMS structures and acts as a mask for free etching.
The structures are released through a few mask-less etch steps. A CMOS-MEMS
implemented resonator will typically have a small thickness because the bottom
metal layers up to the top metal layer from the CMOS process will deﬁne roughly
3–5 μm thick structures. Another challenge was to be able to etch and release
the narrow gaps required to achieve good electrostatic actuation. The simplicity,
compatibility with CMOS foundries and the possibility of implementing resonators
as ﬁlters, mixer-ﬁlters or VCOs in combination with on-chip circuitry has made
this method quite attractive.
This thesis has not focused on developing the process itself by enhancing the
thickness, varying structural material parameters or achieving narrow gaps. It has
instead utilized a “standardized” CMOS-MEMS method (ASIMPS). Collaboration
with CMU has made it possible to implement CMOS-MEMS designs in 0.35 μm,
0.25 μm and 90 nm processes from ST Microelectronics and TSMC. Coarse-grain
CMOS (0.25 and 0.35 μm) and ﬁne-pitch CMOS (90nm) have been compared to see
the pros and cons from each process type. The coarse-grain CMOS processes are
cheaper to produce and the metal layers typically consist of aluminum. The ﬁne-
pitch CMOS processes oﬀer more metal layers for routing, an increased E/ρ ratio
(due to a copper composite material), lower transistor voltages and lower power
consumption. Implementations show that the layout design rules for old CMOS
processes make it more easy to implement MEMS resonators in these processes
compared to implementations in ﬁne-pitch CMOS. However, it is possible to make
scripts and parametric cells which will make layout much easier by fulﬁlling the
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metal density “ﬁlling” constraints. Layout of parametric cells has been done in
this thesis for the “electrically summed resonators” project at CMU. In short, the
advantages outweigh the disadvantages when implementing MEMS in ﬁne-pitch
CMOS due to the low power consumption, the low parasitic capacitances and that
it is more in line with newer CMOS signal processing.
The investigation of the resonator as a signal processing element shows its ﬁlter-
ing capabilities through a Q-factor which is larger than on-chip CMOS inductors.
The various resonators have been modeled analytically and simulated with the
FEM tool CoventorWare to ﬁnd resonator performance parameters such as the
motional impedance and the electromechanical coupling coeﬃcient. It is possible
to conﬁgure vibrating beams in ﬁve principal ways depending on the mode and
the anchoring method: Clamped-Free (cantilever), Clamped-Clamped, Free-Free,
Pinned-Pinned and Clamped-Pinned. The modes and behavior of these conﬁgura-
tions have been investigated. The combination of these beam conﬁgurations makes
it possible to implement more advanced, composite types of resonators such as the
CCSFR, FFSFR and PPTF. Simulation results show that the vibrational modes
for these composite resonators are close to analytical calculations.
The FFSFR and CCSFR are square-shaped resonators which are symmetric
and are operated diﬀerentially. The FFSFR, CCSFR and PPTF have been in-
terconnected by λ/4 long beams to make higher order ﬁlters. FEM simulations
are close to analytical calculations for the mechanically coupled resonators. A 6th
order ﬁlter design has been demonstrated in a 0.35 μm TSMC process. SFRs and
PPTFs have been implemented, simulated and measured in 0.35 μm and 90 nm
technologies from TSMC.
A part of this thesis was to investigate diﬀerent methods of converting the
resonator motional current to a voltage through the usage of on-chip CMOS am-
pliﬁers. At the same time this demonstrates integration of electronics and MEMS.
The transimpedance conversion from current to voltage can be done with a feed-
back element between the input and output of the ampliﬁer. The feedback element
can either be a resistor, a capacitor or a transistor. It is obvious from simulations
and analytical calculations that a resistor will lead to a larger noise contribution,
but on the contrary it is much easier to set node voltages using a resistor. A ca-
pacitor or transistor in feedback makes it more diﬃcult to set the node voltages.
A capacitor or a transistor in feedback could potentially give a much larger tran-
simpedance gain. However, deﬁning a very small capacitance value is diﬃcult. A
capacitor of 1 fF is about the lowest controllable capacitance level oﬀered by the
foundry. Ampliﬁer designs have been made according to a single-stage, cascode
diﬀerential and inverter based procedure.
Modeling and simulation show that the noise levels of a combined MEMS res-
onator and CMOS ampliﬁer are important to take into consideration. By inte-
grating all noise contributions to the input referred noise current, it is possible to
ﬁnd the total noise for the bandwidth of a ﬁlter. Examples of noise simulations
resulted in 70 dB SNR for SFRs implemented in TSMC 0.35 μm technology. An
investigation of the tuneability of soft cantilever beams and PPTF resonators in
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90nm CMOS have been performed. The resonator and a common-source ampliﬁer
are put in a feedback loop, and the frequency can be tuned by varying the VP
voltage. Simulations and measurements of a VCO-FDSM system in a STM 90 nm
CMOS process show the feasibility of using MEMS directly with analog and digital
systems, with a special focus on low voltage operation of the MEMS resonators.
However, it turns out that the Q-factor and the phase-noise of the system are
not good enough for the intended operation. This indicates that CMOS-MEMS
implemented oscillators or VCOs should be fabricated in a manner which would
increase the Q-factor and reduce the electrostatic electrode gaps in order to achieve
adequate resonator performance.
Comparison of results from this thesis and other research results show that
the CMOS-MEMS implemented ﬁlter designs in this thesis are currently not good
enough to be used as real signal processing elements. Certain high-level parameters
show compromises which must be made. A target goal for an IF ﬁlter or mixer-ﬁlter
between 1 and 10 MHz is an IL between 0.5 dB and 1 dB. Equations for linearity
and termination resistance show that it is possible to achieve a compromise between
IL, SFDR and the impedance-to-linearity product (ZL). The motional impedance
of the resonator and the termination resistor for the ﬁlter must be reduced while
maintaining suﬃcient linearity (IIP3). The idea of a combination of electrically and
mechanically summed resonators shows that the current research work in this thesis
becomes “good enough” for the given system requirements or adequate compared
to state-of-the-art MEMS resonator research.
7.2 Further work
There is currently still a lot of research to be performed in the ﬁeld of integrating
CMOS and MEMS and research on techniques of how to enhance resonator signal
processing capabilities. Implementing MEMS directly in CMOS is a niche market
due to several reasons. The electrostatic coupling of these resonators is limited due
to the stack thickness. Research is being done on how to include silicon beneath to
increase the structural thickness which would help increasing the total electrostatic
electrode area [67, 68, 16]. Creating small gaps is possible by using self-assembly
beams. However, too small gaps should be avoided because it drastically reduces
the IIP3. Non-linear behavior for MEMS resonators still needs to be investigated
and is a popular research topic [41, 42, 43].
Summing resonators electrically can prove to be a challenge, but is deﬁnitely an
interesting research topic [69]. One challenge arises from the process variations of
the CMOS or MEMS processing which will result in a large standard deviation of
the resonance frequency. A part of the work in this thesis showed the feasibility of
summing large arrays of MEMS resonators, selecting the resonators that are within
the desired ﬁlter bandwidth. Having an array of many resonators and statistically
adding them to a desired frequency of operation requires a large chip area. An
evaluation of how large area is required must be done, but preliminary results
show that the electrically summation method is feasible.
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Sub-GHz MEMS resonators can be feasible to implement using post-CMOS.
With an increased stack thickness including silicon, a large spring stiﬀness, a low
mass and an array of resonators might prove to give adequate results for signal
processing. Further research on this ﬁeld needs to focus on improving the post-
CMOS process to achieve a larger electrostatic area, and using a combination of
electrically and mechanically summed resonators in combination with CMOS cir-
cuitry to select the best resonators to make the desired ﬁlter. Linearity, motional
impedance, termination resistors, thermal stability and mechanical stability over
time needs to be further addressed. Improved CMOS-MEMS resonators with em-
bedded on-chip electronics will oﬀer very low parasitic capacitances and low power
consumption. This oﬀers promising possibilities to create frequency stable ﬁlters
and mixer-ﬁlters with low noise and low power for WSN nodes.
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This appendix contains description about the diﬀerent beam boundary conditions,
non-linear capacitive ﬁlter analysis and implementations of CMOS-MEMS ﬁlters.
A Beam boundary conditions
In order to ﬁnd mode numbers for the beams and resonators used in this work, an
analysis on beam bending for the desired beam elements must be performed. A
general rectangular beam with displacement z depending on position x throughout
its length can have the following trial solution for z(x):
z(x) = C1sin(βx) + C2cos(βx) + C3sinh(βx) + C4cosh(βx) (A.1)
The general equation for beam bending has four terms C1 to C4. These terms
have to be solved in order to ﬁnd an expression for the beam bending based on
boundary conditions of the beam. The third derivative of the bending equation
z(x) results in the following relationship:
Resulting parameter
z(x) Beam bending z
z′(x) Beam angle Θ
z′′(x) Beam curvature or bending moment M
z′′′(x) Beam shear force V
Table A.1: The derivative of z(x)
The four relationships listed in Table A.1 is to be used to ﬁnd the solution for
the general beam bending equation, and then to calculate the necessary beam mode
constant βN for that type of boundary condition. The desired mode numbers for
the following beam types: Free-Free (FF), Clamped-Clamped (CC), Clamped-Free
(CF), Clamped-Pinned (CP) and Pinned-Pinned (PP).
cosh2 − sinh2 = 1 (A.2)
sin2 + cos2 = 1 (A.3)
The relationships used in the equations above are also used to ﬁnd the beam
boundary conditions.
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Free-Free beam
The Free-Free (FF) beam has no anchoring points at the start or end of the beam.
It is, however, supported at L/4 and 3L/4 along its length. The analysis is still
based on the start and ending point of the whole resonating beam element. At
the start and end of the Free-Free beam, there is a displacement and an angle,
but no curvature or shear force can occur there. Therefore z′′(0) = 0, z′′(L) = 0,
z′′′(0) = 0 and z′′′(L) = 0.
Resulting general beam bend eq.
z′′(x = 0) −C2 + C4 = 0
z′′′(x = 0) −C1 + C3 = 0
z′′(x = L) −C1sin(βL)− C2cos(βL) + C3sinh(βL) + C4cosh(βL) = 0
z′′′(x = L) −C1cos(βL) + C2sin(βL) + C3sinh(βL) + C4cosh(βL) = 0
Table A.2: Boundary conditions for the Free-Free beam
By using the results above, it is possible to relate all equations to C1 and C2.
This leads to the following matrix:[
sinh(βL)− sin(βL) cosh(βL)− cos(βL)
cosh(βL)− cos(βL) sin(βL) + sinh(βL)
]
·
[
C1
C2
]
=
[
0
0
]
By taking the determinant of the relationship above leads to
sin(βL)sinh(βL) + sinh2(βL)− sin2(βL)− sin(βL)sinh(βL)
−(cosh2(βL)− cosh(βL)cos(βL)− cosh(βL)cos(βL) + cos2(βL)) = 0
Further analysis of this leads to
sinh2(βL)− sin2(βL)− cosh2(βL)− cos2(βL) + 2cosh(βL)cos(βL) = 0
where the relationships in equations A.2 and A.3 are used to achieve
cosh(βL)cos(βL) = 1 (A.4)
Mode number βN βL
1 4.7300
2 7.8532
3 10.9956
4 14.1371
5 17.2787
Table A.3: First ﬁve modes for the Free-Free beam
The ﬁrst 5 modes which satisﬁes eq. A.4 are shown in Table A.3. In this
work, the ﬁrst two modes of the Free-Free beam are used to model the resonance
frequency for the Free-Free Square-Frame Resonator (FFSFR).
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Clamped-Clamped beam
The Clamped-Clamped (CC) beam is anchored at both ends. This means that at
the anchoring points, the beam cannot move nor have any angle. However, at its
anchoring points the beam will have a bending moment and shear forces. This
leads to z(0) = 0, z(L) = 0, z′(0) = 0 and z′(L) = 0 as shown in Table A.4
Resulting general beam bend eq.
z(x = 0) C2 + C4 = 0
z′(x = 0) C1 + C3 = 0
z(x = L) C1sin(βL) + C2cos(βL) + C3sinh(βL) + C4cosh(βL) = 0
z′(x = L) C1cos(βL)− C2sin(βL) + C3cosh(βL) + C4sinh(βL) = 0
Table A.4: Boundary conditions for the Clamped-Clamped beam
By using the results above, it is possible to relate all equations to C1 and C2.
This leads to the following matrix:[
sin(βL)− sinh(βL) cos(βL)− cosh(βL)
cos(βL)− cosh(βL) −sin(βL)− sinh(βL)
]
·
[
C1
C2
]
=
[
0
0
]
By taking the determinant of the relationship above leads to
−sin2(βL)− sin(βL)sinh(βL) + sinh(βL)sin(βL) + sinh2(βL)
−(cos2(βL)− cos(βL)cosh(βL)− cosh(βL)cos(βL) + cosh2(βL)) = 0
Further analysis of this leads to
−sin2(βL) + sinh2(βL)− cos2(βL)− cosh2(βL) + 2cosh(βL)cos(βL) = 0
where the relationships in equations A.2 and A.3 are used:
cosh(βL)cos(βL) = 1 (A.5)
Mode number βN βL
1 4.7300
2 7.8532
3 10.9956
4 14.1371
5 17.2787
Table A.5: First ﬁve modes for the Clamped-Clamped beam
The ﬁrst 5 modes which satisﬁes eq. A.5 are shown in Table A.5. These are
the same mode numbers as the Free-Free beam. Be aware that the static bending
shape for the CC-beam is not the same as the FF-beam, even though they have
the same mode numbers.
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Clamped-Free beam
The Clamped-Free (CF) beam is anchored at one end and free to move at the other
end. This means that at the anchored point, the beam cannot move nor have any
angle. At the free end of the CF-beam there will be no bending moment nor shear
force. This means that z(0) = 0, z′(0) = 0, z′′(L) = 0 and z′′′(L) = 0 as shown in
Table A.6
Resulting general beam bend eq.
z(x = 0) C2 + C4 = 0
z′(x = 0) C1 + C3 = 0
z′′(x = L) −C1sin(βL)− C2cos(βL) + C3sinh(βL) + C4cosh(βL) = 0
z′′′(x = L) −C1cos(βL) + C2sin(βL) + C3cosh(βL) + C4sinh(βL) = 0
Table A.6: Boundary conditions for the Clamped-Free beam
By using the results above, it is possible to relate all equations to C1 and C2.
This leads to the following matrix:
[ −sin(βL)− sinh(βL) −cos(βL)− cosh(βL)
−cos(βL)− cosh(βL) sin(βL)− sinh(βL)
]
·
[
C1
C2
]
=
[
0
0
]
By taking the determinant of the relationship above leads to
−sin2(βL) + sin(βL)sinh(βL)− sinh(βL)sin(βL) + sinh2(βL)
−(cos2(βL) + cos(βL)cosh(βL) + cosh(βL)cos(βL) + cosh2(βL)) = 0
Further analysis of this leads to
−sin2(βL) + sinh2(βL)− cos2(βL)− cosh2(βL)− 2cosh(βL)cos(βL) = 0
where the relationships in equations A.2 and A.3 are used:
cosh(βL)cos(βL) = −1 (A.6)
Mode number βN βL
1 1.8751
2 4.6940
3 7.8547
4 10.9955
5 14.1372
Table A.7: First ﬁve modes for the Clamped-Free beam
The ﬁrst 5 modes which satisﬁes eq. A.6 are shown in Table A.7. These mode
numbers are lower compared to the FF and CC beam mode numbers.
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Clamped-Pinned beam
The Clamped-Pinned (CP) beam is anchored at one end and pinned at the other
end. This means that at the anchored point, the beam cannot move nor have any
angle. At the pinned end of the CP-beam there will be no displacement nor any
bending moment. This means that z(0) = 0, z′(0) = 0, z(L) = 0 and z′′(L) = 0 as
shown in Table A.8
Resulting general beam bend eq.
z(x = 0) C2 + C4 = 0
z′(x = 0) C1 + C3 = 0
z(x = L) C1sin(βL) + C2cos(βL) + C3sinh(βL) + C4cosh(βL) = 0
z′′(x = L) −C1sin(βL)− C2cos(βL) + C3sinh(βL) + C4cosh(βL) = 0
Table A.8: Boundary conditions for the Clamped-Pinned beam
By using the results above, it is possible to relate all equations to C1 and C2.
This leads to the following matrix:
[
sin(βL)− sinh(βL) cos(βL)− cosh(βL)
−sin(βL)− sinh(βL) −cos(βL)− cosh(βL)
]
·
[
C1
C2
]
=
[
0
0
]
By taking the determinant of the relationship above leads to
−sin(βL)cos(βL)− sin(βL)cosh(βL) + sinh(βL)cos(βL) + sinh(βL)cosh(βL)−
(−cos(βL)sin(βL)− cos(βL)sinh(βL) + cosh(βL)sin(βL) + cosh(βL)sinh(βL)) = 0
Further analysis of this leads to
2(sinh(βL)cos(βL)− sin(βL)cosh(βL)) = 0
which ﬁnally results in
sinh(βL)cos(βL)− sin(βL)cosh(βL) = 0 (A.7)
Mode number βN βL
1 3.9266
2 7.0685
3 10.2101
4 13.3518
5 16.4934
Table A.9: First ﬁve modes for the Clamped-Pinned beam
The ﬁrst 5 modes which satisﬁes eq. A.7 are shown in Table A.9. These mode
numbers are slightly lower compared to the FF and CC beam mode numbers.
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Pinned-Pinned beam
The Pinned-Pinned (CP) beam pinned at both ends. At both of the pinned ends
of the CP-beam there will be no displacement nor any bending moment. At the
pinned ends there will be an angle and a shear force. This means that z(0) = 0,
z′′(0) = 0, z(L) = 0 and z′′(L) = 0. Table A.10 shows that this analysis becomes
even more simpliﬁed
Resulting general beam bend eq.
z(x = 0) C2 + C4 = 0
z′′(x = 0) −C2 + C4 = 0
Table A.10: Boundary conditions for the Pinned-Pinned beam
Because of the two boundary conditions of z(x = 0) = 0 and z′′(x = 0) = 0
leads to diﬀerent results means that there are only two degrees of freedom, reducing
the beam bending equation to:
z(x) = C1sin(βx) + C2cos(βx) (A.8)
Eq. A.8 shows that there are only two constants. Using z(x = 0) = 0 leads to
z(x = 0) = C1 · 0 + C2 · 1 = 0 → C2 = 0
Thus the ﬁnal equation for the beam bending for a Pinned-Pinned beam is
deﬁned as:
sin(βL) = 0 (A.9)
This equation is much more simple than the other analysis’ with mode numbers
given as:
Mode number βN βL
1 π
2 2π
3 3π
4 4π
5 5π
Table A.11: First ﬁve modes for the Pinned-Pinned beam
The ﬁrst 5 modes which satisﬁes eq. A.9 are shown in Table A.11. These
mode numbers are lower compared to the Pinned-Pinned beam and is deﬁned by
an integer multiple of π. This was the ﬁnal analysis of ﬁve diﬀerent beam bending
conditions used in this thesis. The Clamped-Clamped Square-Frame Resonator
(CCSFR) uses a Pinned-Pinned mode for its ﬁrst lateral frequency and a proper
Clamped-Clamped mode for the second lateral frequency. The coupling beams
to make higher order ﬁlter utilizes the Pinned-Pinned mode and all tether beams
connecting any Square-Frame Resonator (SFR) to an anchored point utilizes the
Clamped-Pinned mode.
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B Non-linear capacitive higher order components
This section contains non-linear behavior of the resonator, due to mixing of higher
order components into the ﬁlter passband [39, 40, 63]. The input force of the
resonator is related to the mass, damping and spring stiﬀness:
Fin = m
dz2
dt2
+ b
dz
dt
+ kz
Using LaPlace and rearranging, this relationship can be rewritten as a function of
displacement Z(jω)
Z(jω) =
Fin(jω)
k
1
1 + jω
Qω0
− ( ω
ω0
)2︸ ︷︷ ︸
Θ(jω)
(B.1)
where Θ(jω) becomes equal to Q if ω = ω0. Both the input force Fin and the
transfer function Θ are susceptible of mixing out of band frequencies into the
desired bandwidth of the ﬁlter. Two out of band frequencies are deﬁned as ω1 and
ω2:
2ω1 − ω2 = ω0
where ω1 and ω2 are spaced by 2Δω and Δω respectively. The input force Fin is
due to an electrostatic force from the electrode and is expressed as
Fin =
1
2
(VP − vac)2dC
dz
=
1
2
(VP − vac)2 d
dz
[
C
(
1 +
z
g
)−1]
where the input force can be expanded with non-linear terms:
Fin =
1
2
(VP − vac)2−C
g
[
1− 2
g
z +
3
g2
z2 − 4
g3
z3 + ...
]
(B.2)
The non-linear force is related to an ac input voltage vac and a displacement z
which both are susceptible to undesired out-of-band frequency components and
are given by
vac = V1cos(ω1t) + V2cos(ω2t)
The displacement can be written as
z = Z1cos(ω1t) + Z2cos(ω2t)
It is possible to rewrite eq. B.1 as a function of the following:
Z(jω) =
VPC
kg
V (jω)Θ(jω) (B.3)
Z(jω) is now rewritten with the polarization voltage VP , the static capacitance C,
the eﬀective spring stiﬀness k and the gap g. Z(jω) also includes the non-linear
135
Appendix B. Non-linear capacitive higher order components
voltage V (jω) and the gain Θ(jω). By assuming that V1 = V2, vac becomes Vin =
V1(cos(ω1t) + cos(ω2t)). The same is valid for z as it becomes Z = Z1(cos(ω1t) +
cos(ω2t)).
In order to derive the equation for the third order intermodulated fore (FIM3),
a weak parameter must be deﬁned. The electrode gap is set as the weak parameter
in this analysis. The displacement and force consist of a linear term and non-linear
higher terms. An iterative process must be performed where the displacement of
non-linear force terms are collected. Doing this results in the FIM3 product [39]:
FIM3 = V
3
in
[
ε20A
2
eVP
2g5k
Θ1 +
ε20A
2
eVP
4g5k
Θ2 +
3ε30A
3
eV
3
P
4g8k2
Θ21 +
3ε30A
3
eV
3
P
2g8k2
Θ1Θ2 +
3ε40A
4
eV
5
P
2g11k3
Θ21Θ2
]
(B.4)
From the above equation it is possible to express the FIM3 in terms of voltage
VIIP3 = (B.5)[
ε0Ae
2g3k
Θ1 +
ε0Ae
4g3k
Θ2 +
3ε20A
2
eV
2
P
4g6k2
Θ21 +
3ε20A
2
eV
2
P
2g6k2
Θ1Θ2 +
3ε30A
3
eV
4
P
2g9k3
Θ21Θ2
]− 1
2
where Θ1 = Θ(ω1), Θ2 = Θ(ω2) and
Θ(ω) =
1
1 + jω/(Qω0)− (ω/ω0)2 (B.6)
The equation for VIIP3 is not easily analyzed with Θ1 and Θ2. A similar expres-
sion for VIIP3 is therefore derived [40]. The output voltage (IM) due to the ﬁrst
non-linear input term V 3in will be used in this case. For simplicity it is possible to
assume that an output voltage is detected at the output of the resonator through
a parasitic capacitance CP . Later on in this analysis, the CP will cancel out and
a ﬁnal equation for the IIP3 is achieved. Using the gap as the weak parameter
and expanding the force and displacement with these terms results in a rewritten
displacement Z:
Z = −jVin
(
CVPQ
gk
)
[cos(ω1t) + cos(ω2t)] +
(B.7)
V 3in
[
6C2VPQ
2
g7k4
(
4C2V 4PQ
2 + j3Cg2kV 2PQ− g4k2
)]
cos(
ω1 − ω2
2
t)cos(
ω1 + ω2
2
t)
The Z in eq. B.7 is used to obtain the Vout,ω1 in eq. B.8. Following the same
analysis as earlier, the output motional voltage can be expressed as
Vout,ω1 =
Z
CP
dC
dZ
VP = Vin
(
j
C2QV 2P
CP g2k
[
1 + V 2in(j
9C3Q4V 4P
g6k3
− 27C
2Q3V 2P
2g4k2
)
])
(B.8)
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Only the ﬁrst term in eq. B.8 will be used in the analysis to derive the IIP3.
The IM tone for the resonator and its ﬁrst non-linear product is given by
Vout(IM) = V
3
in
[
3C3Q2V 2P
4CP g4k2
− j 9C
4Q3V 4P
2CP g6k3
− 3C
5Q4V 6P
2CP g8k4
− 3C
5Q4V 6P
2CP g8k4
]
(B.9)
For narrow gap, high-Q resonators, the two last terms in eq. B.9 dominates.
The linear output from eq. B.8 and the IM tone of eq. B.9 are used to derive the
VIIP3:
VIIP3 =
√√√√√
∣∣∣∣∣∣
C2QV 2P
CP g2k
3C3Q2V 2P
4CP g4k2
− j 9C4Q3V 4P
2CP g6k3
− 3C5Q4V 6P
2CP g8k4
− 3C5Q4V 6P
2CP g8k4
∣∣∣∣∣∣ (B.10)
The two last terms in eq. B.10 will dominate which gives
VIIP3 =
√√√√√
∣∣∣∣∣∣
C2QV 2P
CP g2k
−3C5Q4V 6P
CP g8k4
∣∣∣∣∣∣ =
√∣∣∣∣− g6k33C3Q3V 4P
∣∣∣∣ (B.11)
which results in the equation for IIP3:
VIIP3 = 0.577
√
g6k3
C3Q3V 4P
(B.12)
The ﬁnal equation for the VIIP3 is given in eq. B.12. It should be noted that
this analysis takes into account an analysis with the resonator as a ﬁlter. The
same analysis can be performed for a non-linear mixer-ﬁlter which will result in a
very similar end equation and is therefore not done here. The result from these
equations will give insight in how to design and model a MEMS resonator with
respect to linearity.
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C Resonator ﬁlter & ampliﬁer layouts and results
This part of the appendix contains simulation results, measurement results, layout
screenshots and SEM photos from various CMOS-MEMS implementations in this
thesis. These ﬁgures and tables are from the TSMC 0.35 μm and the TSMC 90nm
process, as well as from the STM 0.25 μm and the STM 90 nm process. Results
from the Self-Healing MEMS (SH MEMS) project at CMU from 2009–2010 are
shown.
(a) FFSFR - Normal (b) FFSFR - Full diﬀerential
(c) FFSFR - 2mech (d) FFSFR - 3mech
Figure C.1: Layout of four FFSFR ﬁlters in TSMC 0.35 μm
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Figure C.2: Layout of electrically summed array (Self-Healing MEMS project at CMU)
Figure C.3: 2 systems of 4 electrically summed resonators (SH MEMS project at CMU)
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TT SS SF FS FF
Power [mW] 16.5 4.84 6.1 37.6 30.98
Gain @ 10MHz [dB ] 137.8 130.4 128.7 140.8 140.3
Gain @ 11.23MHz [dB] 137.5 129.8 128.5 140.4 140.2
BW [MHz] 18.35 12.78 18.63 15.37 21.35
Noise 10–11.23MHz [pA] 888.5 860.9 890.1 884.5 908.4
Noise @ 10MHz [fA /
√
Hz] 880 851.9 881.6 876 900.4
Table C.1: Self-Healing MEMS project @ CMU: Ampliﬁer results
TT SS SF FS FF
f0 [MHz] 9.999 9.999 9.999 9.999 9.999
BW [MHz] 4454 4463 4456 4453 4449
Q 2245 2241 2244 2246 2248
io [nA] @ f0 14.99 15.02 15.02 14.98 14.97
Vout [mV] @ f0 110.8 46.97 39.75 154.4 148
ZTIA [MΩ] 7.389 3.128 2.647 10.3 9.88
Table C.2: SH MEMS project @ CMU: Standalone resonator with ampliﬁer
Figure C.4: Released TSMC 0.35 μm FFSFR array (SH project at CMU)
Figure C.5: Wyco measurement showing slight curling of released FFSFR (SH project at
CMU)
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Figure C.6: STM 90 nm die with probes, testing CMOS circuitry before and after etch
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Figure C.9: AC measurement, testing feedthrough (SH project at CMU)
Figure C.10: STM 0.25 μm lateral moved Self-Assembly electrode
143
Appendix C. Resonator ﬁlter & ampliﬁer layouts and results
Figure C.11: STM 0.25 μm lateral Free-Free resonator
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Acronyms
A/D Analog-to-Digital
ALC Automatic Level Control
ASIMPS Application Speciﬁc MEMS Process Service
BAW Bulk Acoustic Wave
CAD Computer Aided Design
CC Clamped-clamped
CF Clamped-free
CMFB Common Mode Feedback
CP Clamped-pinned
CCSFR Clamped-clamped Square-Frame Resonator
CG Common-Gate
CMOS Complementary Metal-Oxide Semiconductor
CMU Carnegie Mellon University
CS Common-Source
CW CoventorWare
DEMUX Demultiplexer
DRIE Deep Reactive Ion Etching
ESD Electrostatic discharge
FC Folded Cascode
FDSM Frequency Delta Sigma Modulator
FEM Finite Element Method
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Acronyms
FFSFR Free-free Square-Frame Resonator
FF Free-free
LNA Low Noise Ampliﬁer
MEMS MicroElectroMechanical Systems
NODAS Nodal Design of Actuators and Sensors
PP Pinned-pinned
PPTF Parallel Plate Tuning Fork
RF MEMS Radio Frequency MEMS
RIE Reactive Ion Etch
SA Self-Assembly
SD Simple Diﬀerential
SF Source-Follower
SFR Square-Frame Resonator
SOI Silicon On Insulator
SQNR Signal-to-Quantization-Noise Ratio
STM ST Microelectronics
STS Surface Technology System
TCE Thermal Coeﬃcient of Expansion
TED Thermoelastic damping
THD Total Harmonic Distortion
TIA Trans-Impedance Ampliﬁer
TSMC Taiwan Semiconductor Manufacturing Company
VCO Voltage Controlled Oscillator
WSN Wireless Sensor Networks
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Nomenclature
βN Resonator mode constant
βc Coupling beam mode constant
βte Tether beam mode constant
κ Topographical scaling factor
ω0 Nominal resonator radial frequency
ρ Eﬀective material density
AV Ampliﬁer voltage-to-voltage gain
Ael Resonator-to-electrode area
BW Filter bandwidth
Cz Resonator motional capacitance
CL Total system conversion loss in dB
E Eﬀective Young’s Modulus
Fe,in Mechanical force at the resonator input
feff Eﬀective resonance frequency
fnom Nominal resonance frequency
H Resonator thickness
IL Insertion Loss
IIP3 Third-order Input Interception Point
IN Ampliﬁer input referred noise current
io Resonator motional current
k Static resonator stiﬀness
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Nomenclature
kij Normalized ﬁlter coeﬃcient
kr Eﬀective resonator stiﬀness
ksij Coupling beam stiﬀness
L Resonator length
Lc Coupling beam length
Lz Resonator motional inductance
Lte Tether beam length
m Static resonator mass
meff Eﬀective resonator mass
nin Resonator input electromechanical coupling coeﬃcient
nout Resonator output electromechanical coupling coeﬃcient
qi Filter scaling factor
Qeff Eﬀective Q-factor
Qnom Nominal Q-factor
Rz Resonator motional resistance
RQi Filter termination resistance
SFDR Spurious Free Dynamic Range
SNR Signal-to-Noise ratio
VLO Resonator Local Oscillator voltage
VP Resonator polarization voltage
VRF Resonator (RF) input voltage
W Resonator width
Wc Coupling beam width
Wte Tether beam width
z Resonator displacement
ZL Termination Impedance to Linearity Product
ZTIA Ampliﬁer current-to-voltage (transimpedance) gain
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